



# SPECIFICATION

SPEC. No. C2010-0000

DATE :

\_\_\_\_\_

CUSTOMER'S PRODUCT NAME	TDK PRODUCT NAME  C0510, C0816, C1220, C1632 Series
-------------------------	---

Please sign and return this specification to your local TDK representatives. If orders are placed without this returned documentation, we must consider you found the specification.

## THIS SPECIFICATION IS RECEIVED

DATE: \_\_\_\_\_ YEAR \_\_\_\_\_ MONTH \_\_\_\_\_ DAY \_\_\_\_\_

TDK-EPC Corporation  
1-13-1, Nihonbashi, Chuo-ku, Tokyo  
103-0027, Japan

### ENGINEERING

ISSUED	CHECKED	APPROVED
DATE	DATE	DATE

Sales Office \_\_\_\_\_

Sales Tel. ( ) \_\_\_\_\_

PRODUCT CLASSIFICATION CODE	040320
-----------------------------	--------

## 1. SCOPE

This specification is applicable to chip type multilayer ceramic capacitors with a priority over other relevant specifications. Production places defined in this specification shall be TDK-EPC Corporation Japan, TDK-EPC HONG KONG LIMITED, TDK (Suzhou) Co., Ltd, TDK (Malaysia) Sdn. Bhd and TDK Components U.S.A. Inc.


### EXPLANATORY NOTE:

This specification warrants the quality of the TDK ceramic chip capacitor. The product should be evaluated and confirmed in your product before use. If the use of the product exceeds the bounds of this specification, we can not guarantee its quality and reliability.

## 2. CODE CONSTRUCTION

(Example)     C1632     X7R     1H     104     K     T  
                   (1)           (2)           (3)           (4)           (5)           (6)

### 1. Type



Please refer to product list for the dimension of each product. See Section 8 for inside structure and material.

### 2. Temperature Characteristics (Details are shown Section 7, No.6)

### 3. Rated Voltage

Symbol	Rated Voltage
1 H	DC 50 V
1 E	DC 25 V
1 C	DC 16 V
1 A	DC 10 V
0 J	DC 6.3 V
0 G	DC 4 V

#### 4. Rated Capacitance

Stated in three digits and in units of pico farads (pF).

The first and second digits identify the first and second significant figures of the capacitance; the third digit identifies the multiplier.

R is designated for a decimal point.

Example 104 → 100,000pF

#### 5. Capacitance tolerance

Symbol	Tolerance
K	± 10 %
M	± 20 %

#### 6. Packaging

Symbol	Packaging
B	Bulk (C0510 type is not applicable.)
T	Taping

### 3. RATED CAPACITANCE AND TOLERANCE

#### 1. Standard combination of rated capacitance and tolerances

Temperature Characteristics	Capacitance tolerance	Rated capacitance
X5R X5S X6S X7R X7S	K ( $\pm 10\%$ ) M ( $\pm 20\%$ )	E - 3 series

#### 2. Capacitance Step in E series

E series	Capacitance Step		
E- 3	1	2.2	4.7

### 4. OPERATING TEMPERATURE RANGE

T.C.	Min. operating Temperature	Max. operating Temperature	Reference Temperature
X5R X5S	-55°C	85°C	25°C
X6S	-55°C	105°C	25°C
X7R X7S	-55°C	125°C	25°C

### 5. STORING CONDITION AND TERM

5 to 40°C at 20 to 70%RH  
6 months Max.




### 6. INDUSTRIAL WASTE DISPOSAL

Dispose this product as industrial waste in accordance with the local Industrial Waste Laws.

## 7. PERFORMANCE

No.	Item	Performance	Test or inspection method																
1	External Appearance	No defects, which may affect performance.	Inspect with magnifying glass (3X)																
2	Insulation Resistance	10,000MΩ or 500MΩ·μF min. (whichever smaller). (As for the capacitor of rated voltage 16, 10, 6.3 and 4V DC, 100MΩ·μF min.).	Apply rated voltage for 60s.																
3	Voltage Proof	Withstand test voltage without insulation breakdown or other damage.	2.5 times of rated voltage Above DC voltage shall be applied for 1 ~ 5s. Charge / discharge current shall not exceed 50mA.																
4	Capacitance	Within the specified tolerance.	<table border="1"> <thead> <tr> <th>Measuring frequency</th> <th>Rated Voltage</th> <th>Measuring voltage</th> </tr> </thead> <tbody> <tr> <td rowspan="2">1kHz±10%</td> <td>50V ~ 6.3V</td> <td>1.0 ± 0.2Vrms.</td> </tr> <tr> <td>4V</td> <td>0.5 ± 0.2Vrms.</td> </tr> </tbody> </table>	Measuring frequency	Rated Voltage	Measuring voltage	1kHz±10%	50V ~ 6.3V	1.0 ± 0.2Vrms.	4V	0.5 ± 0.2Vrms.								
Measuring frequency	Rated Voltage	Measuring voltage																	
1kHz±10%	50V ~ 6.3V	1.0 ± 0.2Vrms.																	
	4V	0.5 ± 0.2Vrms.																	
5	Dissipation Factor	Characteristics <table border="1"> <thead> <tr> <th>T.C.</th> <th>Rated Voltage</th> <th>D.F.</th> </tr> </thead> <tbody> <tr> <td>X7R</td> <td>50, 25V DC</td> <td>0.03 max.</td> </tr> <tr> <td>X7R X5R</td> <td>16, 10, 6.3V DC</td> <td>0.05 max.</td> </tr> <tr> <td>X7S X6S X5S</td> <td>4V DC</td> <td>0.12 max.</td> </tr> </tbody> </table>	T.C.	Rated Voltage	D.F.	X7R	50, 25V DC	0.03 max.	X7R X5R	16, 10, 6.3V DC	0.05 max.	X7S X6S X5S	4V DC	0.12 max.	See No.4 in this table for measuring condition.				
T.C.	Rated Voltage	D.F.																	
X7R	50, 25V DC	0.03 max.																	
X7R X5R	16, 10, 6.3V DC	0.05 max.																	
X7S X6S X5S	4V DC	0.12 max.																	
6	Temperature Characteristics of Capacitance	Capacitance Change (%) <table border="1"> <thead> <tr> <th colspan="2">No voltage applied</th> </tr> </thead> <tbody> <tr> <td>X5R X7R</td> <td>: ± 15</td> </tr> <tr> <td>X5S X6S X7S</td> <td>: ± 22</td> </tr> </tbody> </table>	No voltage applied		X5R X7R	: ± 15	X5S X6S X7S	: ± 22	Capacitance shall be measured by the steps shown in the following table, after thermal equilibrium is obtained for each step. ΔC be calculated ref. STEP3 reading. <table border="1"> <thead> <tr> <th>Step</th> <th>Temperature (°C)</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>25 ± 2</td> </tr> <tr> <td>2</td> <td>-55 ± 2</td> </tr> <tr> <td>3</td> <td>25 ± 2</td> </tr> <tr> <td>4</td> <td>Max. operating temp. per para.4. ± 2</td> </tr> </tbody> </table>	Step	Temperature (°C)	1	25 ± 2	2	-55 ± 2	3	25 ± 2	4	Max. operating temp. per para.4. ± 2
No voltage applied																			
X5R X7R	: ± 15																		
X5S X6S X7S	: ± 22																		
Step	Temperature (°C)																		
1	25 ± 2																		
2	-55 ± 2																		
3	25 ± 2																		
4	Max. operating temp. per para.4. ± 2																		

(7. Performance, continued)

No.	Item	Performance	Test or inspection method
7	Robustness of Terminations	No sign of termination coming off, breakage of ceramic or other abnormal signs.	<p>Reflow solder the capacitor on P.C. board (shown in Appendix 1) and apply a pushing force of 5N (C0510: 2N) for 10 ± 1s.</p> 
8	Bending	No mechanical damage.	<p>Reflow solder the capacitor on P.C. board (shown in Appendix 2) and bend it for 1mm.</p> 
9	Solderability	<p>New solder to cover over 75% of termination. 25% may have pinholes or rough spots but not concentrated in one spot. Ceramic surface of "A sections" shall not be exposed due to melting or shifting of termination material.</p> 	<p>Completely soak both terminations in solder at 235 ± 5°C for 2 ± 0.5s.</p> <p>Solder : H63A (JIS Z 3282)</p> <p>Flux: Isopropyl alcohol (JIS K 8839) Rosin (JIS K 5902) 25% solid solution.</p>

## (7. Performance, continued)

No.	Item		Performance	Test or inspection method															
10	Resistance to solder heat	External appearance	No cracks are allowed and terminations shall be covered at least 60% with new solder.	<p>Completely soak both terminations in solder at <math>260 \pm 5^\circ\text{C}</math> for <math>5 \pm 1\text{s}</math>.</p> <p>Preheating condition  Temp. : <math>150 \pm 10^\circ\text{C}</math>  Time : 1 ~ 2min.</p> <p>Flux: Isopropyl alcohol (JIS K 8839)  Rosin (JIS K 5902) 25% solid solution.</p> <p>Solder : H63A (JIS Z 3282)</p> <p>Leave the capacitor in ambient conditions for <math>24 \pm 2\text{h}</math> before measurement.</p>															
		Capacitance	<hr/> Change from the value before test <hr/> $\pm 7.5\%$ <hr/>																
		D.F.	Meet the initial spec.																
		Insulation Resistance	Meet the initial spec.																
		Voltage proof	No insulation breakdown or other damage.																
11	Vibration	External appearance	No mechanical damage.	<p>Solder the capacitor on P.C. board (shown in Appendix 1) before testing.</p> <p>Vibrate the capacitor with amplitude of 1.5mm P-P changing the frequencies from 10Hz to 55Hz and back to 10Hz in about 1min.  Repeat this for 2h each in 3 perpendicular directions.</p>															
		Capacitance	<hr/> Change from the value before test <hr/> $\pm 7.5\%$ <hr/>																
		D.F.	Meet the initial spec.																
12	Temperature cycle	External appearance	No mechanical damage.	<p>Solder the capacitor on P.C. board (shown in Appendix 1) before testing.</p> <p>Expose the capacitor in the conditions step1 through 4 and repeat 5 times consecutively.</p> <p>Leave the capacitor in ambient conditions for <math>24 \pm 2\text{h}</math> before measurement.</p> <table border="1"> <thead> <tr> <th>Step</th> <th>Temperature (<math>^\circ\text{C}</math>)</th> <th>Time (min.)</th> </tr> </thead> <tbody> <tr> <td>1</td> <td><math>-55 \pm 3</math></td> <td><math>30 \pm 3</math></td> </tr> <tr> <td>2</td> <td>25</td> <td>2 ~ 5</td> </tr> <tr> <td>3</td> <td>Max. operating temp. per para 4. <math>\pm 2</math></td> <td><math>30 \pm 2</math></td> </tr> <tr> <td>4</td> <td>25</td> <td>2 ~ 5</td> </tr> </tbody> </table>	Step	Temperature ( $^\circ\text{C}$ )	Time (min.)	1	$-55 \pm 3$	$30 \pm 3$	2	25	2 ~ 5	3	Max. operating temp. per para 4. $\pm 2$	$30 \pm 2$	4	25	2 ~ 5
		Step	Temperature ( $^\circ\text{C}$ )		Time (min.)														
		1	$-55 \pm 3$		$30 \pm 3$														
		2	25		2 ~ 5														
		3	Max. operating temp. per para 4. $\pm 2$		$30 \pm 2$														
		4	25		2 ~ 5														
Capacitance	<hr/> Change from the value before test <hr/> $\pm 7.5\%$ <hr/>																		
D.F.	Meet the initial spec.																		
Insulation Resistance	Meet the initial spec.																		
Voltage proof	No insulation breakdown or other damage.																		

## (7. Performance, continued)

No.	Item		Performance	Test or inspection method
13	Moisture Resistance (Steady State)	External appearance	No mechanical damage.	Solder the capacitor on P.C. board (shown in Appendix 1) before testing.
		Capacitance	<div style="border: 1px solid black; padding: 5px; text-align: center;">           Change from the value before test   <math>\pm 12.5\%</math> </div>	Leave at temperature $40 \pm 2^\circ\text{C}$ , 90 to 95%RH for 500 +24, 0h.  Leave the capacitor in ambient conditions for $24 \pm 2\text{h}$ before measurement.
		D.F.	200% of initial spec max.	
		Insulation Resistance	1,000M $\Omega$ or 50M $\Omega$ · $\mu\text{F}$ min. (whichever smaller). (As for the capacitor of rated voltage 16, 10, 6.3 and 4V DC, 10M $\Omega$ · $\mu\text{F}$ min.).	
14	Moisture Resistance	External appearance	No mechanical damage.	Solder the capacitor on P.C. board (shown in Appendix 1) before testing.
		Capacitance	<div style="border: 1px solid black; padding: 5px; text-align: center;">           Change from the value before test   <math>\pm 12.5\%</math> </div>	Apply the rated voltage at temperature $40 \pm 2^\circ\text{C}$ and 90 to 95%RH for 500 +24, 0h.  Charge/discharge current shall not exceed 50mA.
		D.F.	200% of initial spec max.	Leave the capacitor in ambient conditions for $48 \pm 4\text{h}$ before measurement.
		Insulation Resistance	500M $\Omega$ or 25M $\Omega$ · $\mu\text{F}$ min. whichever smaller. (As for the capacitor of rated voltage 16, 10, 6.3 and 4V DC, 5M $\Omega$ · $\mu\text{F}$ min.).	Voltage conditioning: Voltage treats the capacitor under testing temperature and voltage for 1 hour. Leave the capacitor in ambient conditions for $24 \pm 2\text{h}$ before measurement. Use this measurement for initial value.


(7. Performance, continued)

No.	Item	Performance	Test or inspection method
15	External appearance	No mechanical damage.	Reflow Solder the capacitor on P.C. board (shown in Appendix 1) before testing.
	Capacitance	<hr/> Change from the value before test <hr/> ±15 % <hr/>	Apply rated voltage at maximum operating temperature ± 2°C for 1,000 +48, 0h.  Charge/discharge current shall not exceed 50mA.
	D.F.	200% of initial spec max.	Leave the capacitor in ambient conditions for 24 ± 2h before measurement.
	Insulation Resistance	1,000MΩ or 50MΩ·μF min. whichever smaller. (As for the capacitor of rated voltage 16, 10, 6.3 and 4V DC, 10MΩ·μF min.,)	Voltage conditioning: Voltage treats the capacitor under testing temperature and voltage for 1hour. Leave the capacitor in ambient conditions for 48 ± 4h before measurement.  Use this measurement for initial value.

\*As for the initial measurement of capacitors on number 6, 10, 11, 12 and 13, leave capacitor at 150 -10, 0°C for 1h and measure the value after leaving capacitor for 24 ± 2h in ambient condition.


## Appendix - 1

### P.C. Board for reliability test



## Appendix - 2

### P.C. Board for bending test



(Unit: mm)

Type	Dimensions		
	a	b	c
TDK (EIA style)			
C0510 (CC0204)	0.2	0.6	1.0
C0816 (CC0306)	0.3	1.0	1.6
C1220 (CC0508)	0.5	1.6	2.0
C1632 (CC0612)	0.75	2.2	3.2


1. Material: Glass Epoxy (As per JIS C6484 GE4)

2. Thickness: 1.6mm

 Copper (Thickness: 0.035mm)
















 Solder resist

## 8. INSIDE STRUCTURE AND MATERIAL




No.	NAME	MATERIAL
		Class 2
1	Dielectric	BaTiO <sub>3</sub>
2	Electrode	Nickel (Ni)
3	Termination	Copper (Cu)
4		Nickel (Ni)
5		Tin (Sn)



















## 9. Caution

No.	Process	Condition																
1	Operating Condition (Storage, Transportation)	<p>1.1 Storage</p> <ol style="list-style-type: none"> <li>The capacitor must be stored in an ambient temperature of 5 to 40°C with a relative humidity of 20 to 70%RH. The product should be used within 6 months upon receipt. The capacitor must be operated and stored in an environment free of condensation and corrosive gases such as hydrogen sulphide, hydrogen sulphate, chlorine, ammonia and sulfur. Avoid storing in sun light and falling of dew.</li> <li>Do not use capacitor under high humidity and high/low atmospheric pressure which may compromise product reliability. Capacitor should be tested for solderability when stored for long periods of time.</li> </ol> <p>1.2 Handling in transportation</p> <p>In case of the transportation the performance of the capacitors may be deteriorated depending on the transportation condition. (Refer to JEITA RCR-2335B 9.2"Handling in Transportation")</p>																
2	Circuit design	<p>2.1 Operating temperature</p> <p>Operating temperature should be followed strictly within this specification.</p> <ol style="list-style-type: none"> <li>Do not use capacitors above the maximum allowable operating temperature.</li> <li>Surface temperature including self heating should be below maximum operating temperature. (Due to dielectric loss, capacitors will heat itself when AC is applied. Especially at high frequencies around its SRF, the heat might be so extreme that it may damage itself or the product it's mounted on. Please design the circuit so that the maximum temperature of the capacitors (including the self heating) will below the maximum allowable operating temperature. Temperature rise at capacitor surface shall be below 20°C).</li> </ol> <p>The electrical characteristics of the capacitor will vary depending on the temperature.</p> <ol style="list-style-type: none"> <li>The capacitor should be selected and designed after taking the temperature into consideration.</li> </ol> <p>2.2 Operating voltage</p> <ol style="list-style-type: none"> <li>Operating voltage across the terminals should be below the rated voltage. When AC and DC are super imposed, <math>V_{0-P}</math> must be below the rated voltage. Reference figures 1 and 2 below. AC or pulse with overshooting, <math>V_{P-P}</math> must be below the rated voltage. Reference figures 3, 4, and 5 below. When the voltage is started/stopped to the circuit an irregular voltage may be generated for a transit period because of resonance or switching. Be sure to use the capacitor within rated its voltage during these Irregular voltage periods.</li> </ol> <table border="1" data-bbox="467 1199 1377 1732"> <thead> <tr> <th data-bbox="467 1199 646 1241">Voltage</th> <th data-bbox="646 1199 889 1241">(1) DC voltage</th> <th data-bbox="889 1199 1133 1241">(2) DC+AC voltage</th> <th data-bbox="1133 1199 1377 1241">(3) AC voltage</th> </tr> </thead> <tbody> <tr> <td data-bbox="467 1241 646 1455">Positional Measurement (Rated voltage)</td> <td data-bbox="646 1241 889 1455">  </td> <td data-bbox="889 1241 1133 1455">  </td> <td data-bbox="1133 1241 1377 1455">  </td> </tr> <tr> <th data-bbox="467 1482 646 1524">Voltage</th> <th data-bbox="646 1482 889 1524">(4) Pulse voltage (A)</th> <th data-bbox="889 1482 1133 1524">(5) Pulse voltage (B)</th> <th></th> </tr> <tr> <td data-bbox="467 1524 646 1732">Positional Measurement (Rated voltage)</td> <td data-bbox="646 1524 889 1732">  </td> <td data-bbox="889 1524 1133 1732">  </td> <td></td> </tr> </tbody> </table>	Voltage	(1) DC voltage	(2) DC+AC voltage	(3) AC voltage	Positional Measurement (Rated voltage)				Voltage	(4) Pulse voltage (A)	(5) Pulse voltage (B)		Positional Measurement (Rated voltage)			
Voltage	(1) DC voltage	(2) DC+AC voltage	(3) AC voltage															
Positional Measurement (Rated voltage)																		
Voltage	(4) Pulse voltage (A)	(5) Pulse voltage (B)																
Positional Measurement (Rated voltage)																		




















(9. Caution, continued)

No.	Process	Condition																				
2	Circuit design (continued)	<p>2.2 2.2 Operating voltage (continued)</p> <p>2. Even below the rated voltage, if repetitive high AC frequency or pulsed voltage is applied, the reliability of the capacitors may be reduced.</p> <p>3. The effective capacitance will vary depending on applied DC and AC voltages. The capacitor should be selected after considering the voltage affect.</p> <p>2.3 Frequency When Class 2 capacitors are used in AC and/or pulsed voltages, the capacitor may self vibrate and generate audible sound (piezoelectric affect).</p>																				
3	Designing P.C. Board	<p>The amount of solder at the terminations has a direct effect on the reliability of the capacitor.</p> <p>1. The greater the amount of solder, the higher the stress on the chip capacitor, and the more likely that it will break. When designing a P.C.board, determine the shape and size of the solder lands to have proper amount of solder on the terminations.</p> <p>2. Avoid using common solder land for multiple terminations and provide individual solder land for each termination instead.</p> <p>3. Size and recommended land dimensions provided below:</p> <div style="text-align: center;">  <p style="text-align: right;">(mm)</p> </div> <table border="1" data-bbox="516 1243 1383 1453"> <thead> <tr> <th>Type</th> <th>C0510</th> <th>C0816</th> <th>C1220</th> <th>C1632</th> </tr> </thead> <tbody> <tr> <td>A</td> <td>0.20</td> <td>0.30</td> <td>0.50</td> <td>0.75</td> </tr> <tr> <td>B</td> <td>0.20</td> <td>0.35</td> <td>0.55</td> <td>0.725</td> </tr> <tr> <td>C</td> <td>1.00</td> <td>1.60</td> <td>2.00</td> <td>3.20</td> </tr> </tbody> </table>	Type	C0510	C0816	C1220	C1632	A	0.20	0.30	0.50	0.75	B	0.20	0.35	0.55	0.725	C	1.00	1.60	2.00	3.20
Type	C0510	C0816	C1220	C1632																		
A	0.20	0.30	0.50	0.75																		
B	0.20	0.35	0.55	0.725																		
C	1.00	1.60	2.00	3.20																		














(9. Caution, continued)

No.	Process	Condition												
3	Designing P.C. Board (continued)	<p>4. Recommended chip capacitor layout is provided below:</p> <table border="1"> <thead> <tr> <th data-bbox="508 237 683 310"></th> <th data-bbox="683 237 1040 310">Disadvantage against bending stress</th> <th data-bbox="1040 237 1398 310">Advantage against bending stress</th> </tr> </thead> <tbody> <tr> <td data-bbox="508 310 683 701">Mounting face</td> <td data-bbox="683 310 1040 701"> <p>Perforation or slit</p>  <p>Break P.C. board with mounted side up.</p> </td> <td data-bbox="1040 310 1398 701"> <p>Perforation or slit</p>  <p>Break P.C. board with mounted side down.</p> </td> </tr> <tr> <td data-bbox="508 701 683 1121">Chip arrangement (Direction)</td> <td data-bbox="683 701 1040 1121"> <p>Mount perpendicularly to perforation or slit</p> <p>Perforation or slit</p>  </td> <td data-bbox="1040 701 1398 1121"> <p>Mount in parallel with perforation or slit</p> <p>Perforation or slit</p>  </td> </tr> <tr> <td data-bbox="508 1121 683 1570">Distance from slit</td> <td data-bbox="683 1121 1040 1570"> <p>Closer to slit is higher stress</p>  <p><math>l_1 &lt; l_2</math></p> </td> <td data-bbox="1040 1121 1398 1570"> <p>Away from slit is less stress</p>  <p><math>(l_1 &lt; l_2)</math></p> </td> </tr> </tbody> </table>		Disadvantage against bending stress	Advantage against bending stress	Mounting face	<p>Perforation or slit</p>  <p>Break P.C. board with mounted side up.</p>	<p>Perforation or slit</p>  <p>Break P.C. board with mounted side down.</p>	Chip arrangement (Direction)	<p>Mount perpendicularly to perforation or slit</p> <p>Perforation or slit</p> 	<p>Mount in parallel with perforation or slit</p> <p>Perforation or slit</p> 	Distance from slit	<p>Closer to slit is higher stress</p>  <p><math>l_1 &lt; l_2</math></p>	<p>Away from slit is less stress</p>  <p><math>(l_1 &lt; l_2)</math></p>
	Disadvantage against bending stress	Advantage against bending stress												
Mounting face	<p>Perforation or slit</p>  <p>Break P.C. board with mounted side up.</p>	<p>Perforation or slit</p>  <p>Break P.C. board with mounted side down.</p>												
Chip arrangement (Direction)	<p>Mount perpendicularly to perforation or slit</p> <p>Perforation or slit</p> 	<p>Mount in parallel with perforation or slit</p> <p>Perforation or slit</p> 												
Distance from slit	<p>Closer to slit is higher stress</p>  <p><math>l_1 &lt; l_2</math></p>	<p>Away from slit is less stress</p>  <p><math>(l_1 &lt; l_2)</math></p>												

(9. Caution, continued)

No.	Process	Condition												
3	Designing P.C. Board (continued)	<p>5. Mechanical stress varies according to location of chip capacitor on the P.C. board.</p>  <p>The relative stress applied to these in capacitors during depaneling is in the following order:  <math>A &gt; B = C &gt; D &gt; E</math></p> <p>6. Layout recommendation</p> <table border="1" data-bbox="418 976 1438 1827"> <thead> <tr> <th data-bbox="425 982 571 1081">Example</th> <th data-bbox="578 982 854 1081">Use of common solder land</th> <th data-bbox="860 982 1136 1081">Soldering with chassis</th> <th data-bbox="1143 982 1432 1081">Use of common solder land with other SMD</th> </tr> </thead> <tbody> <tr> <td data-bbox="425 1089 571 1438">Need to avoid</td> <td data-bbox="578 1089 854 1438">  <p>Chip, Solder, Lead wire, PCB, Adhesive, Solder land</p> </td> <td data-bbox="860 1089 1136 1438">  <p>Chassis, Excessive solder, <math>l^1</math></p> </td> <td data-bbox="1143 1089 1432 1438">  <p>Solder land, Excessive solder, Missing solder</p> </td> </tr> <tr> <td data-bbox="425 1446 571 1816">Recommendation</td> <td data-bbox="578 1446 854 1816">  <p>Solder resist, Lead wire</p> </td> <td data-bbox="860 1446 1136 1816">  <p>Solder resist, <math>l^2</math>, <math>l^2 &gt; l^1</math></p> </td> <td data-bbox="1143 1446 1432 1816">  <p>Solder resist</p> </td> </tr> </tbody> </table>	Example	Use of common solder land	Soldering with chassis	Use of common solder land with other SMD	Need to avoid	 <p>Chip, Solder, Lead wire, PCB, Adhesive, Solder land</p>	 <p>Chassis, Excessive solder, <math>l^1</math></p>	 <p>Solder land, Excessive solder, Missing solder</p>	Recommendation	 <p>Solder resist, Lead wire</p>	 <p>Solder resist, <math>l^2</math>, <math>l^2 &gt; l^1</math></p>	 <p>Solder resist</p>
Example	Use of common solder land	Soldering with chassis	Use of common solder land with other SMD											
Need to avoid	 <p>Chip, Solder, Lead wire, PCB, Adhesive, Solder land</p>	 <p>Chassis, Excessive solder, <math>l^1</math></p>	 <p>Solder land, Excessive solder, Missing solder</p>											
Recommendation	 <p>Solder resist, Lead wire</p>	 <p>Solder resist, <math>l^2</math>, <math>l^2 &gt; l^1</math></p>	 <p>Solder resist</p>											




(9. Caution, continued)

No.	Process	Condition																	
4	Mounting	<p>4.1 Stress from mounting head</p> <p>If the mounting head is adjusted too low, it may induce excessive stress on the chip capacitor and result in cracking. Please take following precautions:</p> <ol style="list-style-type: none"> <li>1. Adjust the bottom dead center of the mounting head to reach the P.C. board surface but do not contact it.</li> <li>2. Adjust the mounting head pressure to be 1 to 3N of static weight.</li> <li>3. To minimize the impact energy from mounting head, it is important to provide support from the bottom side of the P.C.board.</li> </ol> <p>See following examples.</p> <table border="1" data-bbox="516 558 1403 1087"> <thead> <tr> <th></th> <th data-bbox="688 558 1057 611">Not recommended</th> <th data-bbox="1057 558 1403 611">Recommended</th> </tr> </thead> <tbody> <tr> <td data-bbox="516 611 688 842">Single sided mounting</td> <td data-bbox="688 611 1057 842">  </td> <td data-bbox="1057 611 1403 842">  </td> </tr> <tr> <td data-bbox="516 842 688 1087">Double-sides mounting</td> <td data-bbox="688 842 1057 1087">  </td> <td data-bbox="1057 842 1403 1087">  </td> </tr> </tbody> </table> <p>When the centering jaw is worn, mechanical impact on the capacitors may occur and damage the product. Please control the closing dimension of the centering jaw and provide sufficient preventive maintenance and/or replacement if necessary.</p> <p>4.2 Amount of adhesive</p>  <table border="1" data-bbox="683 1629 1198 1822"> <thead> <tr> <th colspan="2" data-bbox="683 1629 1198 1667">Example : C1632 (CC0612)</th> </tr> </thead> <tbody> <tr> <td data-bbox="683 1667 821 1724">a</td> <td data-bbox="821 1667 1198 1724">0.2mm min.</td> </tr> <tr> <td data-bbox="683 1724 821 1772">b</td> <td data-bbox="821 1724 1198 1772">70 - 100μm</td> </tr> <tr> <td data-bbox="683 1772 821 1822">c</td> <td data-bbox="821 1772 1198 1822">Do not touch the solder land</td> </tr> </tbody> </table>		Not recommended	Recommended	Single sided mounting			Double-sides mounting			Example : C1632 (CC0612)		a	0.2mm min.	b	70 - 100μm	c	Do not touch the solder land
	Not recommended	Recommended																	
Single sided mounting																			
Double-sides mounting																			
Example : C1632 (CC0612)																			
a	0.2mm min.																		
b	70 - 100μm																		
c	Do not touch the solder land																		

(9. Caution, continued)

No.	Process	Condition														
5	Soldering	<p>5.1 Flux selection</p> <p>Although highly-activated flux gives better solderability, substances which increase activity may also degrade the insulation of the chip capacitor. To avoid such degradation, the following is recommended.</p> <ol style="list-style-type: none"> <li>1. Use a mildly activated rosin flux (less than 0.1wt% chlorine).</li> <li>2. Excessive flux must be avoided. Please provide proper amount of flux.</li> <li>3. When water-soluble flux is used, sufficient washing is necessary.</li> </ol> <p>5.2 Recommended soldering profile by various methods</p> <div style="text-align: center;"> <p><b>Reflow soldering</b></p> </div> <div style="text-align: center; margin-top: 20px;"> <p><b>Manual soldering (Solder iron)</b></p> </div> <p>5.3 Recommended soldering peak temp and duration</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th rowspan="2" style="text-align: center;">Temp./Duration</th> <th colspan="2" style="text-align: center;">Reflow soldering</th> </tr> <tr> <th style="text-align: center;">Peak temp(°C)</th> <th style="text-align: center;">Duration(sec.)</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">Solder</td> <td></td> <td></td> </tr> <tr> <td style="text-align: center;">Sn-Pb Solder</td> <td style="text-align: center;">230 max.</td> <td style="text-align: center;">20 max.</td> </tr> <tr> <td style="text-align: center;">Lead Free Solder</td> <td style="text-align: center;">260 max.</td> <td style="text-align: center;">10 max.</td> </tr> </tbody> </table> <p>Recommended solder compositions</p> <p>Sn-37Pb (Sn-Pb solder)</p> <p>Sn-3.0Ag-0.5Cu (Lead Free Solder)</p>	Temp./Duration	Reflow soldering		Peak temp(°C)	Duration(sec.)	Solder			Sn-Pb Solder	230 max.	20 max.	Lead Free Solder	260 max.	10 max.
Temp./Duration	Reflow soldering															
	Peak temp(°C)	Duration(sec.)														
Solder																
Sn-Pb Solder	230 max.	20 max.														
Lead Free Solder	260 max.	10 max.														








(9. Caution, continued)

No.	Process	Condition														
5	Soldering (continued)	<p>5.4 Avoiding thermal shock</p> <p>1. Preheating condition</p> <table border="1" data-bbox="581 247 989 401"> <thead> <tr> <th>Soldering</th> <th>Temp. (°C)</th> </tr> </thead> <tbody> <tr> <td>Reflow soldering</td> <td><math>\Delta T \leq 150</math></td> </tr> <tr> <td>Manual soldering</td> <td><math>\Delta T \leq 150</math></td> </tr> </tbody> </table> <p>2. Cooling condition Natural cooling using air is recommended. If the chips are dipped into a solvent for cleaning, the temperature difference (<math>\Delta T</math>) must be less than 100°C.</p> <p>5.5 Amount of solder Excessive solder will induce higher tensile force on the chip capacitor during temperature changes and it may result in chip cracking. Insufficient solder may detach the capacitor from the P.C. board.</p> <div style="display: flex; justify-content: space-between; align-items: flex-start;"> <div data-bbox="542 768 656 831" style="width: 25%;">Excessive solder</div> <div data-bbox="716 753 1101 848" style="width: 30%; text-align: center;">  </div> <div data-bbox="1127 753 1373 848" style="width: 35%;">Higher tensile force on the chip capacitor may cause cracking</div> </div> <hr/> <div style="display: flex; justify-content: space-between; align-items: center;"> <div data-bbox="542 926 656 957" style="width: 25%;">Adequate</div> <div data-bbox="716 890 1256 989" style="width: 30%; text-align: center;">  </div> </div> <hr/> <div style="display: flex; justify-content: space-between; align-items: flex-start;"> <div data-bbox="542 1052 656 1115" style="width: 25%;">Insufficient solder</div> <div data-bbox="716 1047 1101 1142" style="width: 30%; text-align: center;">  </div> <div data-bbox="1127 1016 1373 1152" style="width: 35%;">Small solder fillet may cause contact failure or not hold the chip capacitor to the P.C. board.</div> </div> <hr/> <p>5.6 Solder repair by solder iron</p> <p>1. Selection of the soldering iron tip Tip temperatures of solder iron vary by its type, P.C. board material and solder land sizes. Higher temperatures may provide quicker operation; however, heat shock may cause a crack in the chip capacitor. Please confirm the tip temperature before soldering and keep the peak temperature and time in accordance with following recommended condition. (Please preheat the chip capacitor with the condition in 5.4 to avoid the thermal shock.)</p> <p style="text-align: center;"><u>Recommended solder iron condition (Sn-Pb Solder and Lead Free Solder)</u></p> <table border="1" data-bbox="581 1507 1362 1606" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>Temp. (°C)</th> <th>Duration (sec.)</th> <th>Wattage (W)</th> <th>Shape (mm)</th> </tr> </thead> <tbody> <tr> <td>300 max.</td> <td>3 max.</td> <td>20 max.</td> <td>Ø 3.0 max.</td> </tr> </tbody> </table>	Soldering	Temp. (°C)	Reflow soldering	$\Delta T \leq 150$	Manual soldering	$\Delta T \leq 150$	Temp. (°C)	Duration (sec.)	Wattage (W)	Shape (mm)	300 max.	3 max.	20 max.	Ø 3.0 max.
Soldering	Temp. (°C)															
Reflow soldering	$\Delta T \leq 150$															
Manual soldering	$\Delta T \leq 150$															
Temp. (°C)	Duration (sec.)	Wattage (W)	Shape (mm)													
300 max.	3 max.	20 max.	Ø 3.0 max.													



(9. Caution, continued)

No.	Process	Condition
5	Soldering (continuing)	<p>2. Direct contact of the soldering iron with ceramic dielectric of chip the capacitor may cause cracking. Do not touch the ceramic dielectric and the terminations by solder iron.</p> <p>5.7 Sn-Zn solder Sn-Zn solder affects product reliability. Please contact TDK in advance when utilize Sn-Zn solder.</p> <p>5.8 Countermeasure for tombstone The misalignment between the mounted positions of the capacitors and the land patterns should be minimized. The tombstone phenomenon may occur especially when the capacitors are mounted (in longitudinal direction) in the same direction of the reflow soldering. (Refer to JEITA RCR-2335B Annex 1 "Recommendations to prevent the tombstone phenomenon")</p>
6	Cleaning	<p>1. If an unsuitable cleaning fluid is used, flux residue or some foreign articles may stick to the chip capacitor surface to deteriorate the insulation resistance.</p> <p>2. If cleaning condition is not suitable, it may deteriorate the chip capacitor's insulation resistance.</p> <p>2.1 Insufficient washing</p> <ol style="list-style-type: none"><li>1. Terminal electrodes may be corroded by Halogen in the flux.</li><li>2. Halogen in the flux may adhere on the surface of capacitor, and lower the insulation resistance.</li><li>3. Water soluble flux has higher tendency to have above mentioned problems (1) and (2).</li></ol> <p>2.2 Excessive washing</p> <p>When ultrasonic cleaning is used, excessively high energy output can affect the connection between the ceramic chip capacitor's body and the terminal electrode. To avoid this, the following is recommended.</p> <p style="text-align: center;">Power: 20 W/l max. Frequency: 40 kHz max. Washing time: 5 minutes max.</p> <p>2.3 If the cleaning fluid is contaminated, of Halogen concentration can increase, and it may bring the same result as insufficient cleaning.</p>

(9. Caution, continued)

No.	Process	Condition						
7	Coating and molding of the P.C. Board	<ol style="list-style-type: none"> <li>When the P.C. board is coated, please verify the impact on the capacitor.</li> <li>Please carefully verify that there is no harmful decomposing or reaction gas emission during curing which may damage the chip capacitor.</li> <li>Please verify the curing temperature.</li> </ol>						
8	Handling after chip mounted	<ol style="list-style-type: none"> <li>Please pay attention not to bend or distort the P.C. board after soldering otherwise the chip capacitor may crack.                     <div style="text-align: center; margin: 10px 0;">  </div> </li> <li>When functional check of the P.C. board is performed, higher pin pressure tends to be used for fear of loose contact. But if the pressure is excessive and bend the P.C. board, it may crack the chip capacitors or peel the termination. Please adjust the pins accordingly to ensure the P.C. board is not flexed.                     <table border="1" style="width: 100%; margin-top: 10px;"> <thead> <tr> <th data-bbox="526 1039 654 1094">Item</th> <th data-bbox="654 1039 1044 1094">Not recommended</th> <th data-bbox="1044 1039 1414 1094">Recommended</th> </tr> </thead> <tbody> <tr> <td data-bbox="526 1094 654 1373" style="text-align: center; vertical-align: middle;">Board bending</td> <td data-bbox="654 1094 1044 1373" style="text-align: center;">  </td> <td data-bbox="1044 1094 1414 1373" style="text-align: center;">  </td> </tr> </tbody> </table> </li> </ol>	Item	Not recommended	Recommended	Board bending		
Item	Not recommended	Recommended						
Board bending								

(9. Caution, continued)

No.	Process	Condition
9	Handling of loose chip capacitors	<p>1. The chip capacitor may crack if dropped, especially large case sizes. Please handle with care and do not use if dropped.</p>  <p>2. When stacking the P.C. board for storage or handling after soldering, the corner of the P.C. board may hit the chip capacitor of a neighboring board to cause a crack.</p> 
10	Capacitance aging	Class 2 capacitors have an aging characteristic, which is a decrease in capacitance over time due to crystalline changes that occur in ferroelectric ceramics. Careful consideration should be done in case of a time constant circuit.
11	Estimated life and estimated failure rate of capacitors	The estimated life and (failure rate) depend on the temperature and the voltage. This can be calculated by the equation described in JEITA RCR-2335B Annex 6 "Calculation of the estimated lifetime and the failure rate". The risk can be decreased by reducing the temperature and voltage but it will not be guaranteed.
12	Others	<p>The products listed on this specification sheet are intended for use in general electronic equipment (AV equipment, telecommunications equipment, home appliances, amusement equipment, computer equipment, personal equipment, office equipment, measurement equipment, industrial robots) under a normal operation and use condition.</p> <p>The products are not designed or warranted to meet the requirements of the applications listed below, whose performance and/or quality require a more stringent level of safety or reliability, or whose failure, malfunction or trouble could cause serious damage to society, person or property. Please understand that TDK is not responsible for any damage or liability caused by use of this product in any of the applications below or for any other use exceeding the range or conditions set forth in this specification sheet:</p> <p>Aerospace/Aviation equipment. Transportation equipment (cars, electric trains, ships, etc.) Medical equipment. Power-generation control equipment. Atomic energy-related equipment. Seabed equipment. Transportation control equipment.</p> <p>Public information-processing equipment. Military equipment. Electric heating apparatus, burning equipment. Disaster prevention/crime prevention equipment. Safety equipment. Other applications that are not considered general-purpose applications.</p> <p>When using this product in general-purpose applications, you are kindly requested to take into consideration securing protection circuit/equipment or providing backup circuits, etc., to ensure higher safety.</p>

## 10. Packaging label

Packaging shall be done to protect the components from the damage during transportation and storing, and a label which has the following information shall be attached.

- 1) Inspection No.
- 2) TDK P/N
- 3) Customer's P/N
- 4) Quantity

\*Composition of Inspection No.

Example     M 0 A - 00 - 000  
                  (a) (b) (c)     (d)     (e)

- a) Line code
- b) Last digit of the year
- c) Month and A for January and B for February and so on. (Skip I)
- d) Inspection Date of the month.
- e) Serial No. of the day

## 11. Bulk packaging quantity

Total number of components in a plastic bag for bulk packaging: 1,000pcs.

## 12. TAPE PACKAGING SPECIFICATION


### 1. CONSTRUCTION AND DIMENSION OF TAPING

#### 1. Dimensions of carrier tape

Dimensions of paper tape shall be according to Appendix 3, 4.

Dimensions of plastic tape shall be according to Appendix 5.

#### 2. Bulk part and leader of taping




#### 3. Dimensions of reel

Dimensions of  $\varnothing 178$  reel shall be according to Appendix 6.


Dimensions of  $\varnothing 330$  reel shall be according to Appendix 7.

#### 4. Structure of taping


Type 1



Type 2



Type 3




## 2. CHIP QUANTITY

Type	Thickness of chip	Taping Material	Chip quantity (pcs.)	
			φ178mm reel	φ330mm reel
C0510	0.30 mm	Paper (Type 1)	15,000	50,000
C0816	0.50 mm	Plastic (Type 3)	4,000	10,000
C1220	0.85 mm	Paper (Type 2)	4,000	10,000
C1632	0.70 mm	Plastic (Type 3)	4,000	10,000
	1.15 mm		2,000	
	1.30 mm			

## 3. PERFORMANCE SPECIFICATIONS

1. Peel back cover (top tape)


0.05-0.7N. (See the following figure.)



2. Carrier tape shall be flexible enough to be wound around a minimum radius of 30mm with components in tape.
3. The missing of components shall be less than 0.1%
4. Components shall not stick to cover tape.
5. The cover tapes shall not protrude beyond the edges of the carrier tape not shall cover the sprocket holes.

### Appendix 3

#### Paper Tape (Type 1)



(Unit: mm)

Symbol Type	A	B	C	D	E	F
C0510	( 0.62 )	( 1.12 )	8.00 ± 0.30	3.50 ± 0.05	1.75 ± 0.10	2.00 ± 0.05


  

Symbol Type	G	H	J	k	T
C0510	2.00 ± 0.05	4.00 ± 0.10	∅ 1.5 <sup>+0.10</sup> <sub>0</sub>	0.38 ± 0.03	0.40 min.

\* The values in the parentheses ( ) are for reference.

### Appendix 4

#### Paper Tape (Type 2)



(Unit: mm)

Symbol Type	A	B	C	D	E	F
C1220	( 1.45 )	( 2.25 )	8.00 ± 0.30	3.50 ± 0.05	1.75 ± 0.10	2.00 ± 0.10


  

Symbol Type	G	H	J	T
C1220	2.00 ± 0.05	4.00 ± 0.10	∅ 1.5 <sup>+0.10</sup> <sub>0</sub>	1.10 max.

\* The values in the parentheses ( ) are for reference

## Appendix 5

### Plastic Tape (Type 3)




(Unit: mm)

Symbol Type	A	B	C	D	E	F
C0816	( 1.00 )	( 1.80 )	8.00 ± 0.30	3.50 ± 0.05	1.75 ± 0.10	4.00 ± 0.10
C1632	( 1.90 )	( 3.50 )				
Symbol Type	G	H	J	K	t	Q
C0816	2.00 ± 0.05	4.00 ± 0.10	∅ 1.5 $\begin{matrix} +0.10 \\ 0 \end{matrix}$	2.50 max.	0.60 max.	∅ 0.50 min.
C1632						

\* The values in the parentheses ( ) are for reference.

## Appendix 6

(Material: Polystyrene)




(Unit: mm)

Symbol	A	B	C	D	E	W <sub>1</sub>
Dimension	Ø178 ± 2.0	Ø60 ± 2.0	Ø13 ± 0.5	Ø21 ± 0.8	2.0 ± 0.5	9.0 ± 0.3
Symbol	W <sub>2</sub>	r				
Dimension	13.0 ± 1.4	1.0				

## Appendix 7

(Material: Polystyrene)



(Unit: mm)

Symbol	A	B	C	D	E	W
Dimension	Ø382 max. (Nominal Ø330)	Ø50 min.	Ø13 ± 0.5	Ø21 ± 0.8	2.0 ± 0.5	10.0 ± 1.5
Symbol	t	r				
Dimension	2.0 ± 0.5	1.0				

END PAGE