



SPECIFICATION

SPEC. No. _____

DATE : _____

Customer

CUSTOMER'S PRODUCT NAME

TDK PRODUCT NAME
MULTILAYER CERAMIC CHIP CAPACITORS
C4520, C4532 Type / 1.0kV to 3.0kV
C0G, X7R Characteristics

Please sign and return this specification to local TDK representatives. If orders are placed without returned documentation, we must consider you found the specification acceptable.

THIS SPECIFICATION IS RECEIVED

DATE: _____ YEAR _____ MONTH _____ DAY _____

TDK-EPC Corporation
1-13-1, Nihonbashi, Chuo-ku, Tokyo
103-0027, Japan

ENGINEERING

ISSUED	CHECKED	APPROVED
DATE	DATE	DATE

Sales Office _____

Sales Tel. _____ () _____

PRODUCT CLASSIFICATION
CODE

040320

1. SCOPE

This specification is applicable to chip type multilayer ceramic capacitors with a priority over other relevant specifications. Production places defined in this specification shall be TDK-EPC Corporation Japan, TDK-EPC HONG KONG LIMITED, TDK (Suzhou)Co., Ltd, TDK Malaysia) Sdn. Bhd, TDK Components U.S.A. Inc.


EXPLANATORY NOTE:

This specification warrants the quality of the TDK ceramic chip capacitors. The product should be evaluated and confirmed in your product before use. If the use of the product exceeds the bounds of this specification, we can not guarantee its quality and reliability.

2. CODE CONSTRUCTION

(Example)	<u>C4532</u>	<u>X7R</u>	<u>3D</u>	<u>222</u>	<u>M</u>	<u>T</u>
	(1)	(2)	(3)	(4)	(5)	(6)

1. Type



Please refer to product list for the dimensions of each product. See Section 9 for inside structure and material.

2. Temperature Characteristics (Details are shown in Section 8, No.7 and No.8)

3. Rated Voltage

Symbol	Rated Voltage
3 A	DC 1 kV
3 D	DC 2 kV
3 F	DC 3 kV

4. Rated Capacitance

Stated in three digits and in units of pico farads (pF). The first and second digits identify the first and second significant figures of the capacitance, the third digit identifies the multiplier.

R is designated for a decimal point.

Example 222 → 2,200pF

5. Capacitance tolerance

Symbol	Tolerance	Capacitance
F	± 1 pF	10pF
K	± 10 %	Over 10pF
M	± 20 %	

6. Packaging

Symbol	Packaging
B	Bulk
T	Taping

3. RATED CAPACITANCE AND CAPACITANCE TOLERANCE

1. Standard combination of rated capacitance and tolerances

Class	Temperature Characteristics	Capacitance tolerance		Rated capacitance
1	C0G	10pF	F ($\pm 1\text{pF}$)	10
		Over 10pF	K ($\pm 10\%$)	E – 12 series
2	X7R	K ($\pm 10\%$)		E – 3 series

2. Capacitance Step in E series

E series	Capacitance Step											
E- 3	1.0			2.2				4.7				
E- 12	1.0	1.2	1.5	1.8	2.2	2.7	3.3	3.9	4.7	5.6	6.8	8.2

4. OPERATING TEMPERATURE RANGE

T.C.	Min. operating Temperature	Max. operating Temperature	Reference Temperature
X7R C0G	-55°C	125°C	25°C

5. STORING CONDITION AND TERM

5 to 40°C at 20 to 70%RH
6 months Max.

6. P.C. BOARD

When mounting on an aluminum substrate, large case sizes such as C4520 and C4532 types are more likely to be affected by heat stress from the substrate. Please inquire separate specification for the large case sizes when mounted on the substrate.



7. INDUSTRIAL WASTE DISPOSAL

Dispose this product as industrial waste in accordance with the local Industrial Waste Laws.

8. PERFORMANCE

No.	Item	Performance	Test or inspection method									
1	External Appearance	No defects which may affect performance.	Inspect with magnifying glass (3×)									
2	Insulation Resistance	10,000MΩ min.	Apply 500V DC for 60s.									
3	Voltage Proof	Withstand test voltage without insulation breakdown or other damage.	1.2 times of rated voltage, above DC voltage shall be applied for 1 to 5s. Charge / discharge current shall not exceed 50mA.									
4	Capacitance	Within the specified tolerance.	<table border="1"> <thead> <tr> <th>Class</th> <th>Measuring frequency</th> <th>Measuring voltage</th> </tr> </thead> <tbody> <tr> <td>Class 1</td> <td>1MHz±10%</td> <td>0.5 - 5 Vrms.</td> </tr> <tr> <td>Class 2</td> <td>1kHz±10%</td> <td>1.0±0.2 Vrms.</td> </tr> </tbody> </table>	Class	Measuring frequency	Measuring voltage	Class 1	1MHz±10%	0.5 - 5 Vrms.	Class 2	1kHz±10%	1.0±0.2 Vrms.
Class	Measuring frequency	Measuring voltage										
Class 1	1MHz±10%	0.5 - 5 Vrms.										
Class 2	1kHz±10%	1.0±0.2 Vrms.										
5	Q (Class 1)	<table border="1"> <thead> <tr> <th>Rated Capacitance</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>30pF and over</td> <td>1,000 min.</td> </tr> <tr> <td>Under 30pF</td> <td>400+20×C min.</td> </tr> </tbody> </table> <p style="text-align: center;">C : Rated capacitance (pF)</p>	Rated Capacitance	Q	30pF and over	1,000 min.	Under 30pF	400+20×C min.	See No.4 in this table for measuring condition.			
Rated Capacitance	Q											
30pF and over	1,000 min.											
Under 30pF	400+20×C min.											
6	Dissipation Factor (Class 2)	<table border="1"> <thead> <tr> <th>T.C.</th> <th>D.F.</th> </tr> </thead> <tbody> <tr> <td>X7R</td> <td>0.03 max.</td> </tr> </tbody> </table>	T.C.	D.F.	X7R	0.03 max.	See No.4 in this table for measuring condition.					
T.C.	D.F.											
X7R	0.03 max.											

(8. Performance, continued)

No.	Item	Performance	Test or inspection method										
7	Temperature Characteristics of Capacitance (Class 1)	<table border="1" data-bbox="548 247 912 363"> <tr> <td>T.C.</td> <td>Temperature Coefficient</td> </tr> <tr> <td>C0G</td> <td>0 ± 30 (ppm/°C)</td> </tr> </table> <p>Capacitance drift within $\pm 0.2\%$ or $\pm 0.05\text{pF}$, whichever larger.</p>	T.C.	Temperature Coefficient	C0G	0 ± 30 (ppm/°C)	<p>Temperature coefficient shall be calculated based on values at 25°C and 85°C temperature.</p> <p>Measuring temperature below 20°C shall be -10°C and -25°C.</p>						
T.C.	Temperature Coefficient												
C0G	0 ± 30 (ppm/°C)												
8	Temperature Characteristics of Capacitance (Class 2)	<p>Capacitance Change (%)</p> <p>No voltage applied</p> <p>X7R : ± 15</p>	<p>Capacitance shall be measured by the steps shown in the following table after thermal equilibrium is obtained for each step.</p> <p>ΔC be calculated ref. STEP3 reading</p> <table border="1" data-bbox="1003 657 1373 930"> <thead> <tr> <th>Step</th> <th>Temperature(°C)</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>25 ± 2</td> </tr> <tr> <td>2</td> <td>-55 ± 3</td> </tr> <tr> <td>3</td> <td>25 ± 2</td> </tr> <tr> <td>4</td> <td>125 ± 2</td> </tr> </tbody> </table>	Step	Temperature(°C)	1	25 ± 2	2	-55 ± 3	3	25 ± 2	4	125 ± 2
Step	Temperature(°C)												
1	25 ± 2												
2	-55 ± 3												
3	25 ± 2												
4	125 ± 2												
9	Robustness of Terminations	<p>No sign of termination coming off, breakage of ceramic, or other abnormal signs.</p>	<p>Reflow solder the capacitors on P.C. board (shown in Appendix 1) and apply a pushing force of 5N with $10 \pm 1\text{s}$.</p> 										
10	Solderability	<p>New solder to cover over 75% of termination. 25% may have pin holes or rough spots but not concentrated in one spot. Ceramic surface of "A sections" shall not be exposed due to melting or shifting of termination material.</p> 	<p>Completely soak both terminations in solder at $235 \pm 5^\circ\text{C}$ for $2 \pm 0.5\text{s}$.</p> <p>Solder : H63A (JIS Z 3282)</p> <p>Flux : Isopropyl alcohol (JIS K 8839) Rosin(JIS K 5902) 25% solid solution.</p>										

(8. Performance, continued)

No.	Item	Performance	Test or inspection method															
11	Vibration	External appearance	<p>Reflow solder the capacitors on P.C. board (shown in Appendix 1) before testing.</p> <p>Vibrate the capacitors with amplitude of 1.5mm P-P changing the frequencies from 10Hz to 55Hz and back to 10Hz in after 1min. Repeat this for 2h each in 3 perpendicular directions.</p>															
		Capacitance		<table border="1"> <thead> <tr> <th colspan="2">Characteristics</th> <th>Change from the value before test</th> </tr> </thead> <tbody> <tr> <td>Class 1</td> <td>C0G</td> <td>± 2.5 %</td> </tr> <tr> <td>Class 2</td> <td>X7R</td> <td>± 7.5 %</td> </tr> </tbody> </table>	Characteristics		Change from the value before test	Class 1	C0G	± 2.5 %	Class 2	X7R	± 7.5 %					
				Characteristics		Change from the value before test												
				Class 1	C0G	± 2.5 %												
Class 2	X7R	± 7.5 %																
Q (Class 1)	<table border="1"> <thead> <tr> <th>Rated Capacitance</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>30pF and over</td> <td>1,000 min.</td> </tr> <tr> <td>Under 30pF</td> <td>400+20×C min.</td> </tr> </tbody> </table> <p style="text-align: center;">C : Rated capacitance (pF)</p>	Rated Capacitance	Q	30pF and over	1,000 min.	Under 30pF	400+20×C min.											
	Rated Capacitance	Q																
30pF and over	1,000 min.																	
Under 30pF	400+20×C min.																	
D.F. (Class 2)	Meet the initial spec.																	
12	Temperature cycle	External appearance	<p>Reflow solder the capacitor on P.C. board (shown in Appendix 1) before testing.</p> <p>Expose the capacitor in the conditions step1 through step 4 and repeat 5 times consecutively.</p> <p>Leave the capacitor in ambient conditions for 6 to 24h (Class 1) or 24±2h (Class 2) before measurement.</p> <table border="1"> <thead> <tr> <th>Step</th> <th>Temperature(°C)</th> <th>Time (min.)</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>-55 ± 3</td> <td>30 ± 3</td> </tr> <tr> <td>2</td> <td>25 ± 2</td> <td>2 - 5</td> </tr> <tr> <td>3</td> <td>125 ± 2</td> <td>30 ± 2</td> </tr> <tr> <td>4</td> <td>25 ± 2</td> <td>2 - 5</td> </tr> </tbody> </table>	Step	Temperature(°C)	Time (min.)	1	-55 ± 3	30 ± 3	2	25 ± 2	2 - 5	3	125 ± 2	30 ± 2	4	25 ± 2	2 - 5
		Step		Temperature(°C)	Time (min.)													
		1		-55 ± 3	30 ± 3													
		2		25 ± 2	2 - 5													
		3		125 ± 2	30 ± 2													
		4		25 ± 2	2 - 5													
Capacitance	<table border="1"> <thead> <tr> <th colspan="2">Characteristics</th> <th>Change from the value before test</th> </tr> </thead> <tbody> <tr> <td>Class 1</td> <td>C0G</td> <td>±2.5 %</td> </tr> <tr> <td>Class 2</td> <td>X7R</td> <td>±7.5 %</td> </tr> </tbody> </table>	Characteristics		Change from the value before test	Class 1	C0G	±2.5 %	Class 2	X7R	±7.5 %								
	Characteristics		Change from the value before test															
	Class 1	C0G	±2.5 %															
Class 2	X7R	±7.5 %																
Q (Class 1)	<table border="1"> <thead> <tr> <th>Rated Capacitance</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>30pF and over</td> <td>1,000 min.</td> </tr> <tr> <td>Under 30pF</td> <td>400+20×C min.</td> </tr> </tbody> </table> <p style="text-align: center;">C : Rated capacitance (pF)</p>	Rated Capacitance	Q	30pF and over	1,000 min.	Under 30pF	400+20×C min.											
	Rated Capacitance	Q																
30pF and over	1,000 min.																	
Under 30pF	400+20×C min.																	
D.F. (Class 2)	Meet the initial spec.																	
Insulation Resistance	Meet the initial spec.																	
Voltage proof	No insulation breakdown or other damage.																	


(8. Performance, continued)

No.	Item	Performance	Test or inspection method									
13	Moisture Resistance (Steady State)	External appearance	No mechanical damage.									
		Capacitance	<table border="1"> <thead> <tr> <th colspan="2">Characteristics</th> <th>Change from the value before test</th> </tr> </thead> <tbody> <tr> <td>Class 1</td> <td>C0G</td> <td>± 5 %</td> </tr> <tr> <td>Class 2</td> <td>X7R</td> <td>±12.5 %</td> </tr> </tbody> </table>	Characteristics		Change from the value before test	Class 1	C0G	± 5 %	Class 2	X7R	±12.5 %
			Characteristics		Change from the value before test							
		Class 1	C0G	± 5 %								
		Class 2	X7R	±12.5 %								
Q (Class 1)	<table border="1"> <thead> <tr> <th>Rated Capacitance</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>30pF and over</td> <td>350 min.</td> </tr> <tr> <td>10pF and over to under 30pF</td> <td>275+5/2×C min.</td> </tr> </tbody> </table> <p style="text-align: center;">C : Rated capacitance (pF)</p>	Rated Capacitance	Q	30pF and over	350 min.	10pF and over to under 30pF	275+5/2×C min.					
	Rated Capacitance	Q										
30pF and over	350 min.											
10pF and over to under 30pF	275+5/2×C min.											
D.F. (Class 2)	Characteristics X7R: 200% of initial spec. max.											
Insulation Resistance	1,000MΩ min.											
14	Life	External appearance	No mechanical damage.									
		Capacitance	<table border="1"> <thead> <tr> <th colspan="2">Characteristics</th> <th>Change from the value before test</th> </tr> </thead> <tbody> <tr> <td>Class 1</td> <td>C0G</td> <td>± 3 %</td> </tr> <tr> <td>Class 2</td> <td>X7R</td> <td>±15 %</td> </tr> </tbody> </table>	Characteristics		Change from the value before test	Class 1	C0G	± 3 %	Class 2	X7R	±15 %
			Characteristics		Change from the value before test							
		Class 1	C0G	± 3 %								
		Class 2	X7R	±15 %								
Q (Class 1)	<table border="1"> <thead> <tr> <th>Rated Capacitance</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>30pF and over</td> <td>350 min.</td> </tr> <tr> <td>10pF and over to under 30pF</td> <td>275+5/2×C min.</td> </tr> </tbody> </table> <p style="text-align: center;">C : Rated capacitance (pF)</p>	Rated Capacitance	Q	30pF and over	350 min.	10pF and over to under 30pF	275+5/2×C min.					
	Rated Capacitance	Q										
30pF and over	350 min.											
10pF and over to under 30pF	275+5/2×C min.											
D.F. (Class 2)	Characteristics X7R: 200% of initial spec. max.											
Insulation Resistance	1,000MΩ min.											
			<p>Reflow solder the capacitors on P.C. board (shown in Appendix 1) before testing.</p> <p>Leave at temperature 40±2°C, 90 to 95%RH for 500 +24,0h.</p> <p>Leave the capacitors in ambient conditions for 6 to 24h (Class 1) or 24±2h (Class 2) before measurement.</p>									
			<p>Reflow solder the capacitors on P.C. board (shown in Appendix 1) before testing.</p> <p>Apply rated voltage at maximum operating temperature ±2°C for 1,000 +48, 0h.</p> <p>Charge/discharge current shall not exceed 50mA.</p> <p>Leave the capacitor in ambient conditions for 6 to 24h (Class1) or 24±2h (Class2) before measurement.</p> <p>Voltage conditioning: Voltage treat the capacitors under testing temperature and voltage for 1 hour.</p> <p>Leave the capacitors in ambient condition for 24±2h before measurement.</p> <p>Use this measurement for initial value.</p>									

*As for the initial measurement of capacitors (Class 2) on number 8, 11, 12 and 13, leave capacitors at 150 –10, 0°C for 1 hour and measure the value after leaving capacitor for 24±2h in ambient condition.



Appendix - 1

P.C. Board for reliability test




Material: Glass Epoxy (As per JIS C6484 GE4)

P.C. Board thickness: 1.6mm

-  Copper (thickness 0.035mm)
-  Solder resist

TDK (EIA style)	Dimensions (mm)		
	a	b	c
C4520	3.5	7.0	2.5
C4532	3.5	7.0	3.7

9. INSIDE STRUCTURE AND MATERIAL



No.	NAME	MATERIAL	
		Class 1	Class 2
1	Dielectric	CaZrO ₃	BaTiO ₃
2	Electrode	Nickel (Ni)	
3	Termination	Copper (Cu)	
4		Nickel (Ni)	
5		Tin (Sn)	
















10. RECOMMENDATION

It is recommended to provide a slit (about 1mm wide) in the board under the components to improve washing flux. Please make sure to completely remove all cleaning solvents.

11. SOLDERING CONDITION

Reflow soldering only.



















12. Caution

No.	Process	Condition														
1	Operating Condition (Storage, Transportation)	<p>1-1. Storage</p> <ol style="list-style-type: none"> The capacitor must be stored in an ambient temperature of 5 to 40°C with a relative humidity of 20 to 70%RH. The product should be used within 6 months upon receipt. The capacitor must be operated and stored in an environment free of condensation and corrosive gases such as hydrogen sulphide, hydrogen sulphate, chlorine, ammonia and sulfur. Avoid storing in sun light and falling of dew. Do not use capacitor under high humidity and high/low atmospheric pressure which may compromise product reliability Capacitor should be tested for solderability when stored for long periods of time. <p>1.2 Handling in transportation In case of the transportation, the performance of the capacitors may be deteriorated depending on the transportation condition. (Refer to JEITA RCR-2335B 9.2 "Handling in Transportation")</p>														
2	Circuit design	<p>2.1 Operating temperature Operating temperature should be followed strictly within this specification.</p> <ol style="list-style-type: none"> Do not use capacitors above the maximum allowable operating temperature. Surface temperature including self heating should be below maximum operating temperature. (Due to dielectric loss, capacitors will heat itself when AC is applied. Especially at high frequencies around its SRF, the heat might be so extreme that it may damage itself or the product it's mounted on. Please design the circuit so that the maximum temperature of the capacitors (including the self heating) will be below the maximum allowable operating temperature. Temperature rise at capacitor surface shall be below 20°C) <p>The electrical characteristics of the capacitor will vary depending on the</p> <ol style="list-style-type: none"> temperature. The capacitor should be selected and designed after taking temperature into consideration. <p>2.2 Operating voltage</p> <ol style="list-style-type: none"> Operating voltage across the terminals should be below the rated voltage. When AC and DC are super imposed, V_{0-P} must be below the rated voltage. Reference figures 1 and 2 below. AC or pulse with overshooting, V_{P-P} must be below the rated voltage. Reference figures 3, 4, and 5 below. When the voltage is started/stopped to apply to the circuit an irregular voltage may be generated for a transit period because of resonance or switching. Be sure to use the capacitor within its rated voltage during these Irregular voltage periods. <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th>Voltage</th> <th>(1) DC voltage</th> <th>(2) DC+AC voltage</th> <th>(3) AC voltage</th> </tr> </thead> <tbody> <tr> <td>Positional Measurement (Rated voltage)</td> <td></td> <td></td> <td></td> </tr> </tbody> </table> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th>Voltage</th> <th>(4) Pulse voltage (A)</th> <th>(5) Pulse voltage (B)</th> </tr> </thead> <tbody> <tr> <td>Positional Measurement (Rated voltage)</td> <td></td> <td></td> </tr> </tbody> </table>	Voltage	(1) DC voltage	(2) DC+AC voltage	(3) AC voltage	Positional Measurement (Rated voltage)				Voltage	(4) Pulse voltage (A)	(5) Pulse voltage (B)	Positional Measurement (Rated voltage)		
Voltage	(1) DC voltage	(2) DC+AC voltage	(3) AC voltage													
Positional Measurement (Rated voltage)																
Voltage	(4) Pulse voltage (A)	(5) Pulse voltage (B)														
Positional Measurement (Rated voltage)																

(12. Caution, continued)

No.	Process	Condition															
2	Circuit design	<p>2.2 Operating Voltage (continued)</p> <p>2. Even below the rated voltage, if repetitive high AC frequency or pulsed is applied, the reliability of the capacitors may be reduced.</p> <p>3. The effective capacitance will vary depending on applied DC and AC voltages. The capacitor should be selected after considering the voltage affect.</p> <p>2-3. Frequency When Class 2 capacitors are used in AC and/or pulsed voltages, the capacitors may vibrate and generate audible sound (piezoelectric affect).</p>															
3	Designing P.C. Board	<p>The amount of solder at the terminations directly impacts the reliability of the capacitor.</p> <p>1. The greater the amount of solder, the higher the stress on the chip capacitor, and the more likely that it will break. When designing a P.C. board, determine the shape and size of the solder lands to have proper amount of solder on the terminations.</p> <p>2. Avoid using common solder land for multiple terminations and provide individual solder land for each termination instead.</p> <p>3. Size and recommended land dimensions provided below:</p> <div data-bbox="711 766 1218 1186" style="text-align: center;"> </div> <p style="text-align: right;">(mm)</p> <table border="1" data-bbox="690 1249 1274 1501"> <thead> <tr> <th data-bbox="690 1249 885 1312">Symbol \ Type</th> <th data-bbox="885 1249 1079 1312">C4520</th> <th data-bbox="1079 1249 1274 1312">C4532</th> </tr> </thead> <tbody> <tr> <td data-bbox="690 1312 885 1354">A</td> <td data-bbox="885 1312 1079 1354">3.1 - 3.7</td> <td data-bbox="1079 1312 1274 1354">3.1 - 3.7</td> </tr> <tr> <td data-bbox="690 1354 885 1396">B</td> <td data-bbox="885 1354 1079 1396">1.2 - 1.4</td> <td data-bbox="1079 1354 1274 1396">1.2 - 1.4</td> </tr> <tr> <td data-bbox="690 1396 885 1438">C</td> <td data-bbox="885 1396 1079 1438">1.5 - 2.0</td> <td data-bbox="1079 1396 1274 1438">2.4 - 3.2</td> </tr> <tr> <td data-bbox="690 1438 885 1501">D</td> <td data-bbox="885 1438 1079 1501">1.0 - 1.3</td> <td data-bbox="1079 1438 1274 1501">1.0 - 1.3</td> </tr> </tbody> </table>	Symbol \ Type	C4520	C4532	A	3.1 - 3.7	3.1 - 3.7	B	1.2 - 1.4	1.2 - 1.4	C	1.5 - 2.0	2.4 - 3.2	D	1.0 - 1.3	1.0 - 1.3
Symbol \ Type	C4520	C4532															
A	3.1 - 3.7	3.1 - 3.7															
B	1.2 - 1.4	1.2 - 1.4															
C	1.5 - 2.0	2.4 - 3.2															
D	1.0 - 1.3	1.0 - 1.3															













(12. Caution, continued)

No.	Process	Condition												
3	Designing P.C. Board	<p>4. Recommended chip capacitor layout is provided below:</p> <table border="1"> <thead> <tr> <th data-bbox="506 268 683 346"></th> <th data-bbox="683 268 1040 346">Disadvantage against bending stress</th> <th data-bbox="1040 268 1398 346">Advantage against bending stress</th> </tr> </thead> <tbody> <tr> <td data-bbox="506 346 683 737">Mounting face</td> <td data-bbox="683 346 1040 737"> <p>Perforation or slit</p>  <p>Break P.C. board with mounted side up.</p> </td> <td data-bbox="1040 346 1398 737"> <p>Perforation or slit</p>  <p>Break P.C. board with mounted side down.</p> </td> </tr> <tr> <td data-bbox="506 737 683 1157">Chip arrangement (Direction)</td> <td data-bbox="683 737 1040 1157"> <p>Mount perpendicularly to perforation or slit</p>  </td> <td data-bbox="1040 737 1398 1157"> <p>Mount in parallel with perforation or slit</p>  </td> </tr> <tr> <td data-bbox="506 1157 683 1606">Distance from slit</td> <td data-bbox="683 1157 1040 1606"> <p>Closer to slit is higher stress</p>  <p>$(l_1 < l_2)$</p> </td> <td data-bbox="1040 1157 1398 1606"> <p>Away from slit is less stress</p>  <p>$(l_1 < l_2)$</p> </td> </tr> </tbody> </table>		Disadvantage against bending stress	Advantage against bending stress	Mounting face	<p>Perforation or slit</p>  <p>Break P.C. board with mounted side up.</p>	<p>Perforation or slit</p>  <p>Break P.C. board with mounted side down.</p>	Chip arrangement (Direction)	<p>Mount perpendicularly to perforation or slit</p> 	<p>Mount in parallel with perforation or slit</p> 	Distance from slit	<p>Closer to slit is higher stress</p>  <p>$(l_1 < l_2)$</p>	<p>Away from slit is less stress</p>  <p>$(l_1 < l_2)$</p>
	Disadvantage against bending stress	Advantage against bending stress												
Mounting face	<p>Perforation or slit</p>  <p>Break P.C. board with mounted side up.</p>	<p>Perforation or slit</p>  <p>Break P.C. board with mounted side down.</p>												
Chip arrangement (Direction)	<p>Mount perpendicularly to perforation or slit</p> 	<p>Mount in parallel with perforation or slit</p> 												
Distance from slit	<p>Closer to slit is higher stress</p>  <p>$(l_1 < l_2)$</p>	<p>Away from slit is less stress</p>  <p>$(l_1 < l_2)$</p>												



(12. Caution, continued)

No.	Process	Condition												
3	Designing P.C. Board	<p data-bbox="423 165 1360 197">5. Mechanical stress varies according to location of chip capacitor on the P.C. board.</p> <div data-bbox="527 254 1279 772" style="text-align: center;"> </div> <p data-bbox="472 827 1419 884" style="text-align: center;">The relative stress applied to these capacitors during depaneling in the following order: A > B = C > D > E</p> <p data-bbox="423 915 732 947">6. Layout recommendation</p> <table border="1" data-bbox="418 957 1448 1814"> <thead> <tr> <th data-bbox="423 968 570 1066">Example</th> <th data-bbox="574 968 854 1066">Use of common solder land</th> <th data-bbox="859 968 1138 1066">Soldering with chassis</th> <th data-bbox="1143 968 1442 1066">Use of common solder land with other SMD</th> </tr> </thead> <tbody> <tr> <td data-bbox="423 1073 570 1423">Need to avoid</td> <td data-bbox="574 1073 854 1423"> </td> <td data-bbox="859 1073 1138 1423"> </td> <td data-bbox="1143 1073 1442 1423"> </td> </tr> <tr> <td data-bbox="423 1430 570 1808">Recommendation</td> <td data-bbox="574 1430 854 1808"> </td> <td data-bbox="859 1430 1138 1808"> </td> <td data-bbox="1143 1430 1442 1808"> </td> </tr> </tbody> </table>	Example	Use of common solder land	Soldering with chassis	Use of common solder land with other SMD	Need to avoid				Recommendation			
Example	Use of common solder land	Soldering with chassis	Use of common solder land with other SMD											
Need to avoid														
Recommendation														




(12. Caution, continued)

No.	Process	Condition									
4	Mounting	<p data-bbox="483 163 1425 260">4.1 Stress from mounting head If the mounting head is adjusted too low, it may induce excessive stress on the chip capacitor and result in cracking. Please take following precautions.</p> <ol data-bbox="483 289 1425 506" style="list-style-type: none"><li data-bbox="483 289 1425 352">1. Adjust the bottom dead center of the mounting head to reach the P.C. board surface but not contact it.<li data-bbox="483 382 1425 413">2. Adjust the mounting head pressure to be 1 to 3N of static weight.<li data-bbox="483 443 1425 506">3. To minimize the impact energy from mounting head, it is important to provide support from the bottom side of the P.C. board. <p data-bbox="516 516 786 548">See following examples.</p> <table border="1" data-bbox="516 562 1403 1087"><thead><tr><th data-bbox="516 562 686 611"></th><th data-bbox="686 562 1057 611">Not recommended</th><th data-bbox="1057 562 1403 611">Recommended</th></tr></thead><tbody><tr><td data-bbox="516 611 686 842">Single sided mounting</td><td data-bbox="686 611 1057 842"><p data-bbox="927 699 992 730">Crack</p></td><td data-bbox="1057 611 1403 842"><p data-bbox="1109 800 1227 831">Support pin</p></td></tr><tr><td data-bbox="516 842 686 1087">Double-sides mounting</td><td data-bbox="686 842 1057 1087"><p data-bbox="748 1020 829 1052">Solder peeling</p><p data-bbox="873 1031 938 1062">Crack</p></td><td data-bbox="1057 842 1403 1087"><p data-bbox="1109 1041 1227 1073">Support pin</p></td></tr></tbody></table> <p data-bbox="500 1125 1425 1222">When the centering jaw is worn mechanical impact on the capacitor may occur and damage the product. Please control the closing dimension of the centering jaw and provide sufficient preventive maintenance and/or replacement if necessary.</p>		Not recommended	Recommended	Single sided mounting	 <p data-bbox="927 699 992 730">Crack</p>	 <p data-bbox="1109 800 1227 831">Support pin</p>	Double-sides mounting	 <p data-bbox="748 1020 829 1052">Solder peeling</p> <p data-bbox="873 1031 938 1062">Crack</p>	 <p data-bbox="1109 1041 1227 1073">Support pin</p>
	Not recommended	Recommended									
Single sided mounting	 <p data-bbox="927 699 992 730">Crack</p>	 <p data-bbox="1109 800 1227 831">Support pin</p>									
Double-sides mounting	 <p data-bbox="748 1020 829 1052">Solder peeling</p> <p data-bbox="873 1031 938 1062">Crack</p>	 <p data-bbox="1109 1041 1227 1073">Support pin</p>									

(12. Caution, continued)

No.	Process	Condition											
5	Soldering	<p>5.1 Flux selection</p> <p>Although highly-activated flux gives better solderability, substances which increase activity may also degrade the insulation of the chip capacitor. To avoid such degradation, the following is recommended.</p> <ol style="list-style-type: none"> 1. Use a mildly activated rosin flux (less than 0.1wt% chlorine) . 2. Excessive flux must be avoided. Please provide proper amount of flux. 3. When water-soluble flux is used, sufficient washing is necessary. <p>5.2 Recommended soldering profile by various methods</p> <div style="text-align: center;"> <p>Reflow soldering</p>  </div> <div style="text-align: center;"> <p>Manual soldering (Solder iron)</p>  </div> <p>5.3 Recommended soldering peak temp and duration</p> <table border="1" data-bbox="544 1438 1185 1669"> <thead> <tr> <th rowspan="2" style="text-align: center;">Temp./Duration</th> <th colspan="2" style="text-align: center;">Reflow soldering</th> </tr> <tr> <th style="text-align: center;">Peak temp(°C)</th> <th style="text-align: center;">Duration(sec.)</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">Sn-Pb Solder</td> <td style="text-align: center;">230 max.</td> <td style="text-align: center;">20 max.</td> </tr> <tr> <td style="text-align: center;">Lead Free Solder</td> <td style="text-align: center;">260 max.</td> <td style="text-align: center;">10 max.</td> </tr> </tbody> </table> <p>Recommended solder compositions Sn-37Pb (Sn-Pb solder) Sn-3.0Ag-0.5Cu (Lead Free Solder)</p>	Temp./Duration	Reflow soldering		Peak temp(°C)	Duration(sec.)	Sn-Pb Solder	230 max.	20 max.	Lead Free Solder	260 max.	10 max.
Temp./Duration	Reflow soldering												
	Peak temp(°C)	Duration(sec.)											
Sn-Pb Solder	230 max.	20 max.											
Lead Free Solder	260 max.	10 max.											








(12. Caution, continued)

No.	Process	Condition														
5	Soldering (continued)	<p>5.4. Avoiding thermal shock</p> <p>1. Preheating condition</p> <table border="1" data-bbox="581 247 989 396"> <thead> <tr> <th>Soldering</th> <th>Temp. (°C)</th> </tr> </thead> <tbody> <tr> <td>Reflow soldering</td> <td>$\Delta T \leq 130$</td> </tr> <tr> <td>Manual soldering</td> <td>$\Delta T \leq 130$</td> </tr> </tbody> </table> <p>2. Cooling condition Natural cooling using air is recommended. If the chips are dipped into a solvent for cleaning, the temperature difference (ΔT) must be less than 100°C.</p> <p>5.5 Amount of solder</p> <p>Excessive solder will induce higher tensile force on the chip capacitor during temperature changes and may result in chip cracking. In sufficient solder may detach the capacitor from the P.C. board.</p> <div style="display: flex; justify-content: space-between; align-items: flex-start;"> <div style="width: 30%;">Excessive solder</div> <div style="width: 30%; text-align: center;">  </div> <div style="width: 30%;">Higher tensile force on the chip capacitor may cause cracking</div> </div> <hr/> <div style="display: flex; justify-content: space-between; align-items: center;"> <div style="width: 30%;">Adequate</div> <div style="width: 30%; text-align: center;">  </div> </div> <hr/> <div style="display: flex; justify-content: space-between; align-items: flex-start;"> <div style="width: 30%;">Insufficient solder</div> <div style="width: 30%; text-align: center;">  </div> <div style="width: 30%;">Small solder fillet may cause contact failure or not hold the chip capacitor come to the P.C. board.</div> </div> <hr/> <p>5.6 Solder repair by solder iron</p> <p>1. Selection of the soldering iron tip Tip temperature of solder iron varies by its type, P.C. board material and solder land size. Higher temperatures may provide quicker operation; however, heat shock may cause a crack in the chip capacitor. Please confirm the tip temperature before soldering and keep the peak temperature and time in accordance with following recommended condition. (Please preheat the chip capacitors with the condition in 5.4 to avoid the thermal shock.)</p> <p style="text-align: center;">Recommended solder iron condition (Sn-Pb Solder and Lead Free Solder)</p> <table border="1" data-bbox="581 1520 1362 1619"> <thead> <tr> <th>Temp. (°C)</th> <th>Duration (sec.)</th> <th>Wattage (W)</th> <th>Shape (mm)</th> </tr> </thead> <tbody> <tr> <td>300 max.</td> <td>3 max.</td> <td>20 max.</td> <td>Ø 3.0 max.</td> </tr> </tbody> </table>	Soldering	Temp. (°C)	Reflow soldering	$\Delta T \leq 130$	Manual soldering	$\Delta T \leq 130$	Temp. (°C)	Duration (sec.)	Wattage (W)	Shape (mm)	300 max.	3 max.	20 max.	Ø 3.0 max.
Soldering	Temp. (°C)															
Reflow soldering	$\Delta T \leq 130$															
Manual soldering	$\Delta T \leq 130$															
Temp. (°C)	Duration (sec.)	Wattage (W)	Shape (mm)													
300 max.	3 max.	20 max.	Ø 3.0 max.													



(12. Caution, continued)

No.	Process	Condition
5	Soldering (continued)	<p>2. Direct contact of the soldering iron with ceramic dielectric of the chip capacitor may cause cracking. Do not touch the ceramic dielectric and the terminations by solder iron.</p> <p>5.7 Sn-Zn solder Sn-Zn solder affects product reliability. Please contact TDK in advance when utilize Sn-Zn solder.</p> <p>5.8 Countermeasure for tombstone The misalignment between the mounted positions of the capacitors and the land patterns should be minimized. The tombstone phenomenon may occur especially when the capacitors are mounted (in longitudinal direction) in the same direction of the reflow soldering. (Refer to JEITA RCR-2335B Annex 1 "Recommendations to prevent the tombstone phenomenon".)</p>
6	Cleaning	<p>1. If an unsuitable cleaning fluid is used, flux residue or some foreign articles may stick to the chip capacitor surface and deteriorate the insulation resistance.</p> <p>2. If cleaning condition is not suitable, it may deteriorate the chip capacitor's insulation resistance.</p> <p>2.1 Insufficient washing</p> <ol style="list-style-type: none">1. Terminal electrodes may be corroded by Halogen in the flux.2. Halogen in the flux may adhere on the surface of capacitor, and lower the insulation resistance.3. Water soluble flux has higher tendency to have above mentioned problems (1) and (2). <p>2.2 Excessive washing</p> <p>When ultrasonic cleaning is used, excessively high energy output can affect the connection between the ceramic chip capacitor's body and the terminal electrode. To avoid this, the following is recommended.</p> <p style="text-align: center;">Power: 20 W/ℓ max. Frequency: 40 kHz max. Washing time: 5 minutes max.</p> <p>2.3 If the cleaning fluid is contaminated, the Halogen concentration can increase, and brings the same result as insufficient cleaning.</p>

(12. Caution, continued)

No.	Process	Condition						
7	Coating and molding of the P.C. Board	<ol style="list-style-type: none"> 1. When the P.C. board is coated, please verify the impact on the capacitor. 2. Please carefully verify that there is no harmful decomposing or reaction gas emission during curing which may damage the chip capacitor. 3. Please verify the curing temperature. 						
8	Handling after chip mounted	<ol style="list-style-type: none"> 1. Please pay attention not to bend or distort the P.C. board after soldering otherwise the chip capacitor may crack. <div style="text-align: center; margin: 10px 0;">  </div> 2. When functional check of the P.C. board is performed, high pin pressure tends to be used for fear of loose contact. But if the pressure is excessive and bend the P.C. board, it may crack the chip capacitor or peel the terminations. Please adjust the pins accordingly to ensure the P.C. board is not flexed. <table border="1" style="width: 100%; margin-top: 10px;"> <thead> <tr> <th data-bbox="526 1052 654 1108">Item</th> <th data-bbox="654 1052 1045 1108">Not recommended</th> <th data-bbox="1045 1052 1414 1108">Recommended</th> </tr> </thead> <tbody> <tr> <td data-bbox="526 1108 654 1388" style="vertical-align: middle;">Board bending</td> <td data-bbox="654 1108 1045 1388">  </td> <td data-bbox="1045 1108 1414 1388">  </td> </tr> </tbody> </table> 	Item	Not recommended	Recommended	Board bending		
Item	Not recommended	Recommended						
Board bending								

(12. Caution, continued)

No.	Process	Condition
9	Handling of loose chip capacitors	<p>1. The chip capacitor may crack if dropped, especially large case sizes. Please handle with care and do not use if dropped.</p>  <p>2. When stacking the P.C. board for storage or handling after soldering, the corner of the P.C. board may hit the chip capacitor of neighboring board to cause crack.</p> 
10	Capacitance aging	Class 2 capacitors have an aging characteristic, which is a decrease in capacitance over time due to crystalline changes that occur in ferroelectric ceramics. Careful consideration should be done in case of a time constant circuit.
11	Estimated life and estimated failure rate of capacitors	The estimated life and (failure rate) depend on the temperature And voltage applied. This can be calculated by the equation described in JEITA RCR-2335B Annex 6 “Calculation of the estimated lifetime and the failure rate”. The risk can be decreased by reducing the temperature and the voltage but The failure rate can not be guaranteed.
12	Others	<p>The products listed on this specification sheet are intended for use in general electronic equipment (AV equipment, telecommunications equipment, home appliances, amusement equipment, computer equipment, personal equipment, office equipment, measurement equipment, industrial robots) under a normal operation and use condition.</p> <p>The products are not designed or warranted to meet the requirements of the applications listed below, whose performance and/or quality require a more stringent level of safety or reliability, or whose failure, malfunction or trouble could cause serious damage to society, person or property. Please understand that TDK is not responsible for any damage or liability caused by use of this product in any of the applications below or for any other use exceeding the range or conditions set forth in this specification sheet:</p> <p>Aerospace/Aviation equipment. Transportation equipment (cars, electric trains, ships, etc.) Medical equipment. Power-generation control equipment. Atomic energy-related equipment. Seabed equipment. Transportation control equipment. Public information-processing equipment. Military equipment. Electric heating apparatus, burning equipment. Disaster prevention/crime prevention equipment. Safety equipment. Other applications that are not considered general-purpose applications.</p> <p>When using this product in general-purpose applications, you are kindly requested to take into consideration securing protection circuit/equipment or providing backup circuits, etc., to ensure higher safety.</p>

13. Packaging label

Packaging shall be done to protect the components from the damage during transportation and storing, and a label which has the following information shall be attached.

- 1) Inspection No.
- 2) TDK P/N
- 3) Customer's P/N
- 4) Quantity

*Composition of Inspection No.

Example M 0 A - 00 - 000
 (a) (b) (c) (d) (e)

- a) Line code
- b) Last digit of the year
- c) Month and A for January and B for February and so on. (Skip I)
- d) Inspection Date of the month.
- e) Serial No. of the day

14. Bulk packaging quantity

Total number of components in a plastic bag for bulk packaging: 1,000pcs.


15. TAPE PACKAGING SPECIFICATION

1. CONSTRUCTION AND DIMENSION OF TAPING

1. 1 Dimensions of carrier tape

Dimensions of plastic tape shall be according to Appendix 2.

1. 2 Bulk part and leader of taping




1. 3 Dimensions of reel

Dimensions of Ø178 reel shall be according to Appendix 3.

Dimensions of Ø330 reel shall be according to Appendix 4.

1. 4 Structure of taping




2. CHIP QUANTITY

Type	Thickness of chip	Taping Material	Chip quantity (pcs.)	
			φ178mm reel	φ330mm reel
C4520	0.85 mm	Plastic	1,000	5,000
	1.10 mm			
	1.30 mm			3,000
	1.60 mm			
	2.00 mm			
C4532	1.30 mm	Plastic	1,000	5,000
	1.60 mm			
	2.00 mm			3,000
	2.30 mm			
	2.50 mm		500	

3. PERFORMANCE SPECIFICATIONS

3. 1 Peel back cover (top tape)

0.05-0.7N. (See the following figure.)



3. 2 Carrier tape shall be flexible enough to be wound around a minimum radius of 30mm with components in tape.


3. 3 The missing of components shall be less than 0.1%

3. 4 Components shall not stick to cover tape.

3. 5 The cover tapes shall not protrude beyond the edges of the carrier tape not shall cover the sprocket holes.

Appendix 2

Plastic Tape




(Unit: mm)

Symbol Type	A	B	C	D	E	F
C4520	(2.50)	(5.10)	12.0 ± 0.30	5.50 ± 0.05	1.75 ± 0.10	8.00 ± 0.10
C4532	(3.60)	(4.90)				
Symbol Type	G	H	J	K	t	Q
C4520	2.00 ± 0.05	4.00 ± 0.10	∅ 1.5 $\begin{matrix} +0.10 \\ 0 \end{matrix}$	6.50 max.	0.60 max.	∅ 1.50 min.
C4532						

* The values in the parentheses () are for reference.

Appendix 3

(Material: Polystyrene)




(Unit: mm)

Symbol	A	B	C	D	E	W_1
Dimension	$\text{Ø}178 \pm 2.0$	$\text{Ø}60 \pm 2.0$	$\text{Ø}13 \pm 0.5$	$\text{Ø}21 \pm 0.8$	2.0 ± 0.5	13.0 ± 0.3
Symbol	W_2	r				
Dimension	17.0 ± 1.4	1.0				

Appendix 4

(Material: Polystyrene)



(Unit: mm)

Symbol	A	B	C	D	E	W
Dimension	Ø382 max. (Nominal Ø330)	Ø50 min.	Ø13 ± 0.5	Ø21 ± 0.8	2.0 ± 0.5	14.0 ± 1.5
Symbol	t	r				
Dimension	2.0 ± 0.5	1.0				

END PAGE