



SPECIFICATION

SPEC. No. _____

DATE : _____

Customer

CUSTOMER'S PRODUCT NAME

TDK PRODUCT NAME
MULTILAYER CERAMIC CHIP CAPACITORS
C2012, C3216, C3225, C4532, C5750 Type
16V to 630V / X7R, X7S, X7T Characteristics
(SOFT ELECTRODE)

Please sign and return this specification to your local TDK representative. If orders are placed without this returned documentation, we must consider you found the specification acceptable.

THIS SPECIFICATION IS RECEIVED

DATE: _____ YEAR _____ MONTH _____ DAY _____

TDK-EPC Corporation
1-13-1, Nihonbashi, Chuo-ku, Tokyo
103-0027, Japan

This specification is not applied for automotive and other applications which may incur extensive loss of life and damage in society in case of malfunction. TDK can not afford to guarantee any product quality and reliability for these applications.

ENGINEERING

ISSUED	CHECKED	APPROVED
DATE	DATE	DATE

Sales Office _____

Sales Tel. _____ () _____

PRODUCT CLASSIFICATION
CODE

040320

1. SCOPE

This specification is applicable to chip type multilayer ceramic capacitors with a priority over the other relevant specifications. Production places defined in this specification shall be TDK-EPC Corporation Japan, TDK (Suzhou) Co., Ltd, TDK-EPC HONG KONG LIMITED, TDK (Malaysia) Sdn. Bhd, and TDK Components U.S.A. Inc.


EXPLANATORY NOTE:

This specification warrants the quality of the TDK ceramic chip capacitors. The product should be evaluated and confirmed in your product before use. If the use of the product exceeds the bounds of this specification, we can not guarantee its quality and/or reliability.

2. CODE CONSTRUCTION

(Example) C2012 X7R 1C 475 M T ○○○S
 (1) (2) (3) (4) (5) (6) (7)

1. Type



Please refer to product list for the dimension of each product. See Section 9 for inside structure and material.

2. Temperature Characteristics (Details are shown in Section 8, No.6)

3. Rated Voltage

Symbol	Rated Voltage
2 J	DC 630 V
2 W	DC 450 V
2 E	DC 250 V
2 A	DC 100 V
1 H	DC 50 V
1 V	DC 35 V
1 E	DC 25 V
1 C	DC 16 V

4. Rated Capacitance

Stated in three digits and in units of pico farads (pF). The first and Second digits identify the first and second significant figures of the capacitance; the third digit identifies the multiplier.

R is designated for a decimal point.

Example 475 → 4,700,000pF (4.7uF)

5. Capacitance tolerance


* The standard capacitance tolerance is M (± 20 %).

Symbol	Tolerance
K	± 10 %
M	± 20 %

6. Packaging

Symbol	Packaging
B	Bulk
T	Taping

7. TDK Internal code



3. RATED CAPACITANCE AND CAPACITANCE TOLERANCE

3.1 Standard combination of rated capacitance and tolerances

Temperature Characteristics	Capacitance tolerance	Rated capacitance
X7R X7S X7T	K ($\pm 10\%$) M ($\pm 20\%$)	E – 3 series

* The standard capacitance tolerance is M ($\pm 20\%$).

3.2 Capacitance Step in E series

E series	Capacitance Step		
E- 3	1.0	2.2	4.7

4. OPERATING TEMPERATURE RANGE

T.C.	Min. operating Temperature	Max. operating Temperature	Reference Temperature
X7R X7S X7T	-55°C	125°C	25°C

5. STORING CONDITION AND TERM

5 to 40°C at 20 to 70%RH
6 months Max.

6. P.C. BOARD

When mounting on an aluminum substrate, large case sizes such as C3225, C4532 and C5750 types are more likely to be affected by heat stress from the substrate. Please inquire separate specification for the large case sizes when mounted on the substrate.



7. INDUSTRIAL WASTE DISPOSAL

Dispose this product as industrial waste in accordance with local Industrial Waste Laws.


8. PERFORMANCE

No.	Item	Performance	Test or inspection method									
1	External Appearance	No defects which may affect performance.	Inspect with magnifying glass (3×).									
2	Insulation Resistance	10,000MΩ or 500MΩ·μF min. (As for the capacitors of rated voltage 16V DC, 10,000 MΩ or 100MΩ·μF min.,) whichever smaller.	Apply rated voltage for 60s. As for the rated voltage 630V DC, apply 500V DC.									
3	Voltage Proof	Withstand test voltage without insulation breakdown or other damage.	<table border="1"> <thead> <tr> <th>Rated voltage</th> <th>Apply voltage</th> </tr> </thead> <tbody> <tr> <td>100V and under</td> <td>2.5 × rated voltage</td> </tr> <tr> <td>Over 100V</td> <td>1.5 × rated voltage</td> </tr> </tbody> </table> <p>Above DC voltage shall be applied for 1 to 5s. Charge / discharge current shall not exceed 50mA.</p>	Rated voltage	Apply voltage	100V and under	2.5 × rated voltage	Over 100V	1.5 × rated voltage			
Rated voltage	Apply voltage											
100V and under	2.5 × rated voltage											
Over 100V	1.5 × rated voltage											
4	Capacitance	Within the specified tolerance.	<table border="1"> <thead> <tr> <th>Rated Capacitance</th> <th>Measuring frequency</th> <th>Measuring voltage</th> </tr> </thead> <tbody> <tr> <td>10uF and under</td> <td>1kHz±10%</td> <td>1.0±0.2Vrms.</td> </tr> <tr> <td>Over 10uF</td> <td>120Hz±20%</td> <td>0.5±0.2Vrms.</td> </tr> </tbody> </table>	Rated Capacitance	Measuring frequency	Measuring voltage	10uF and under	1kHz±10%	1.0±0.2Vrms.	Over 10uF	120Hz±20%	0.5±0.2Vrms.
Rated Capacitance	Measuring frequency	Measuring voltage										
10uF and under	1kHz±10%	1.0±0.2Vrms.										
Over 10uF	120Hz±20%	0.5±0.2Vrms.										
5	Dissipation Factor	<table border="1"> <thead> <tr> <th>T.C.</th> <th>D.F.</th> </tr> </thead> <tbody> <tr> <td>X7R</td> <td>0.03 max. 0.05 max. 0.075 max.</td> </tr> <tr> <td>X7S</td> <td>0.05 max.</td> </tr> <tr> <td>X7T</td> <td>0.025 max.</td> </tr> </tbody> </table>	T.C.	D.F.	X7R	0.03 max. 0.05 max. 0.075 max.	X7S	0.05 max.	X7T	0.025 max.	See No.4 in this table for measuring condition.	
T.C.	D.F.											
X7R	0.03 max. 0.05 max. 0.075 max.											
X7S	0.05 max.											
X7T	0.025 max.											

(8. Performance, continued)

No.	Item	Performance	Test or inspection method										
6	Temperature Characteristics of Capacitance	<p style="text-align: center;">Capacitance Change (%)</p> <hr/> <p style="text-align: center;">No voltage applied</p> <hr/> <p style="text-align: center;">X7R : ±15 X7S : ±22 X7T : +22, -33</p> <hr/>	<p>Capacitance shall be measured by the steps shown in the following table after thermal equilibrium is obtained for each step.</p> <p>ΔC be calculated ref. STEP3 reading</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th style="text-align: center;">Step</th> <th style="text-align: center;">Temperature(°C)</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">1</td> <td style="text-align: center;">25±2</td> </tr> <tr> <td style="text-align: center;">2</td> <td style="text-align: center;">-55±2</td> </tr> <tr> <td style="text-align: center;">3</td> <td style="text-align: center;">25±2</td> </tr> <tr> <td style="text-align: center;">4</td> <td style="text-align: center;">125±2</td> </tr> </tbody> </table>	Step	Temperature(°C)	1	25±2	2	-55±2	3	25±2	4	125±2
Step	Temperature(°C)												
1	25±2												
2	-55±2												
3	25±2												
4	125±2												
7	Robustness of Terminations	No sign of termination coming off, breakage of ceramic, or other abnormal signs.	<p>Reflow solder the capacitor on P.C. board (shown in Appendix 1a or Appendix 1b) and apply a pushing force of 5N with 10±1s.</p> 										
8	Bending	No mechanical damage.	<p>Reflow solder the capacitors on P.C. board (shown in Appendix 2) and bend it for 5mm. (2mm is applied for C4532 and C5750.)</p>  <p style="text-align: right;">(Unit : mm)</p>										

(8. Performance, continued)

No.	Item	Performance	Test or inspection method																					
9	Solderability	<p>New solder to cover over 75% of termination. 25% may have pin holes or rough spots but not concentrated in one spot. Ceramic surface of A sections shall not be exposed due to melting or shifting of termination material.</p> 	<p>Completely soak both terminations in solder at 235±5°C for 2±0.5s.</p> <p>Solder : H63A (JIS Z 3282)</p> <p>Flux : Isopropyl alcohol (JIS K 8839) Rosin(JIS K 5902) 25% solid solution.</p>																					
10	Resistance to solder heat	<table border="1"> <tr> <td data-bbox="391 716 550 831">External appearance</td> <td colspan="2" data-bbox="550 716 959 831">No cracks are allowed and terminations shall be covered at least 60% with new solder.</td> </tr> <tr> <td data-bbox="391 831 550 1077">Capacitance</td> <td data-bbox="550 831 740 1077"> <table border="1"> <thead> <tr> <th data-bbox="550 831 740 867">Characteristics</th> <th data-bbox="740 831 959 867">Change from the value before test</th> </tr> </thead> <tbody> <tr> <td data-bbox="550 867 740 894">X7R</td> <td data-bbox="740 867 959 894" rowspan="3">± 7.5 %</td> </tr> <tr> <td data-bbox="550 894 740 921">X7S</td> </tr> <tr> <td data-bbox="550 921 740 949">X7T</td> </tr> </tbody> </table> </td> <td data-bbox="740 831 959 1077"></td> </tr> <tr> <td data-bbox="391 1077 550 1161">D.F.</td> <td colspan="2" data-bbox="550 1077 959 1161">Meet the initial spec.</td> </tr> <tr> <td data-bbox="391 1161 550 1245">Insulation Resistance</td> <td colspan="2" data-bbox="550 1161 959 1245">Meet the initial spec.</td> </tr> <tr> <td data-bbox="391 1245 550 1316">Voltage proof</td> <td colspan="2" data-bbox="550 1245 959 1316">No insulation breakdown or other damage.</td> </tr> </table>	External appearance	No cracks are allowed and terminations shall be covered at least 60% with new solder.		Capacitance	<table border="1"> <thead> <tr> <th data-bbox="550 831 740 867">Characteristics</th> <th data-bbox="740 831 959 867">Change from the value before test</th> </tr> </thead> <tbody> <tr> <td data-bbox="550 867 740 894">X7R</td> <td data-bbox="740 867 959 894" rowspan="3">± 7.5 %</td> </tr> <tr> <td data-bbox="550 894 740 921">X7S</td> </tr> <tr> <td data-bbox="550 921 740 949">X7T</td> </tr> </tbody> </table>	Characteristics	Change from the value before test	X7R	± 7.5 %	X7S	X7T		D.F.	Meet the initial spec.		Insulation Resistance	Meet the initial spec.		Voltage proof	No insulation breakdown or other damage.		<p>Completely soak both terminations in solder at 260±5°C for 5±1s.</p> <p>Preheating condition Temp. : 150±10°C Time : 1 to 2min.</p> <p>Flux : Isopropyl alcohol (JIS K 8839) Rosin (JIS K 5902) 25% solid solution.</p> <p>Solder : H63A (JIS Z 3282)</p> <p>Leave the capacitor in ambient conditions for 24±2h before measurement.</p>
External appearance	No cracks are allowed and terminations shall be covered at least 60% with new solder.																							
Capacitance	<table border="1"> <thead> <tr> <th data-bbox="550 831 740 867">Characteristics</th> <th data-bbox="740 831 959 867">Change from the value before test</th> </tr> </thead> <tbody> <tr> <td data-bbox="550 867 740 894">X7R</td> <td data-bbox="740 867 959 894" rowspan="3">± 7.5 %</td> </tr> <tr> <td data-bbox="550 894 740 921">X7S</td> </tr> <tr> <td data-bbox="550 921 740 949">X7T</td> </tr> </tbody> </table>	Characteristics	Change from the value before test	X7R	± 7.5 %	X7S	X7T																	
Characteristics	Change from the value before test																							
X7R	± 7.5 %																							
X7S																								
X7T																								
D.F.	Meet the initial spec.																							
Insulation Resistance	Meet the initial spec.																							
Voltage proof	No insulation breakdown or other damage.																							

(8. Performance, continued)

No.	Item		Performance	Test or inspection method														
11	Vibration	External appearance	No mechanical damage.	Reflow solder the capacitor on a P.C. board (shown in Appendix 1a or Appendix 1b) before testing. Vibrate the capacitor with amplitude of 1.5mm P-P changing the frequencies from 10Hz to 55Hz and back to 10Hz in about 1min. Repeat this for 2h each in 3 perpendicular directions.														
		Capacitance	Characteristics		Change from the value before test													
			X7R X7S X7T		± 7.5 %													
		D.F.	Meet the initial spec.															
12	Temperature cycle	External appearance	No mechanical damage.	Reflow solder the capacitors on P.C. board (shown in Appendix 1a or Appendix 1b) before testing. Expose the capacitor in the conditions step1 through step 4 and repeat 5 times consecutively. Leave the capacitors in ambient condition for 24±2h before measurement.														
		Capacitance	Characteristics		Change from the value before test													
			X7R X7S X7T		± 7.5 %													
		D.F.	Meet the initial spec.															
		Insulation Resistance	Meet the initial spec.															
		Voltage proof	No insulation breakdown or other damage.															
			<table border="1"> <thead> <tr> <th>Step</th> <th>Temperature(°C)</th> <th>Time (min.)</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>-55±3</td> <td>30 ± 3</td> </tr> <tr> <td>2</td> <td>25± 2</td> <td>2 - 5</td> </tr> <tr> <td>3</td> <td>125± 2</td> <td>30 ± 2</td> </tr> <tr> <td>4</td> <td>25± 2</td> <td>2 - 5</td> </tr> </tbody> </table>	Step	Temperature(°C)	Time (min.)	1	-55±3	30 ± 3	2	25± 2	2 - 5	3	125± 2	30 ± 2	4	25± 2	2 - 5
Step	Temperature(°C)	Time (min.)																
1	-55±3	30 ± 3																
2	25± 2	2 - 5																
3	125± 2	30 ± 2																
4	25± 2	2 - 5																

(8. Performance, continued)

No.	Item		Performance	Test or inspection method	
13	Moisture Resistance (Steady State)	External appearance	No mechanical damage.	Reflow solder the capacitor on P.C. board (shown in Appendix 1a or Appendix 1b) before testing. Leave at temperature 40±2°C, 90 to 95%RH for 500 +24,0h. Leave the capacitor in ambient conditions for 24±2h before measurement.	
		Capacitance	Characteristics		Change from the value before test
			X7R X7S X7T		± 12.5 %
		D.F.	Characteristics X7R/X7S/X7T : 200% of initial spec. max		
Insulation Resistance	1,000MΩ or 50MΩ·μF min. (As for the capacitors of rated voltage 16V DC, 1,000 MΩ or 10MΩ·μF min.,) whichever smaller.				




(8. Performance, continued)

No.	Item		Performance	Test or inspection method	
14	Moisture Resistance	External appearance	No mechanical damage.	Reflow solder the capacitor on P.C. board (shown in Appendix 1a or Appendix 1b) before testing.	
		Capacitance	Characteristics		Change from the value before test
			X7R X7S X7T	± 12.5 %	Charge/discharge current shall not exceed 50mA. Leave the capacitor in ambient conditions for or 24±2h before measurement.
		D.F.	Characteristics X7R/X7S/X7T : 200% of initial spec. max	Voltage conditioning: Voltage treats the capacitor under testing temperature and voltage for 1 hour. Leave the capacitor in ambient conditions for 24±2h before measurement. Use this measurement for initial value.	
Insulation Resistance	500MΩ or 25MΩ·μF min. (As for the capacitors of rated voltage 16V DC, 500 MΩ or 5MΩ·μF min.,) whichever smaller.				

(8. Performance, continued)



No.	Item	Performance	Test or inspection method	
15	Life			
	External appearance	No mechanical damage.	Reflow solder the capacitor on P.C. board (shown in Appendix 1a or Appendix 1b) before testing.	
	Capacitance	Characteristics	Change from the value before test	Below the voltage shall be applied at 125±2°C for 1,000 +48, 0h. <hr/> Applied voltage <hr/> Rated voltage x2 <hr/> Rated voltage x1.5 <hr/> Rated voltage x1.2 <hr/> Rated voltage x1
		X7R X7S X7T	± 15 %	
	D.F.	Characteristics X7R/X7S/X7T : 200% of initial spec. max		
Insulation Resistance	1,000MΩ or 50MΩ·μF min. (As for the capacitors of rated voltage 16V DC, 1,000 MΩ or 10MΩ·μF min.,) whichever smaller.	Charge/discharge current shall not exceed 50mA. Leave the capacitor in ambient conditions for 24±2h before measurement. Voltage conditioning: Voltage treats the capacitor under testing temperature and voltage for 1 hour. Leave the capacitor in ambient conditions for 24±2h before measurement. Use this measurement for initial value.		

*As for the initial measurement of capacitors on number 8,12,13,14 and 15 leave capacitor at 150 –10, 0°C for 1 hour and measure the value after leaving capacitor for 24±2h in ambient conditions.




Material: Glass Epoxy (As per JIS C6484 GE4)

P.C. Board thickness: Appendix-1a, 1b, 2 1.6mm

-  Copper (thickness 0.035mm)
-  Solder resist

TDK (EIA style)	Dimensions (mm)		
	a	b	c
C2012 (CC0805)	1.2	4.0	1.65
C3216 (CC1206)	2.2	5.0	2.0
C3225 (CC1210)	2.2	5.0	2.9
C4532 (CC1812)	3.5	7.0	3.7
C5750 (CC2220)	4.5	8.0	5.6

9. INSIDE STRUCTURE AND MATERIAL



No.	NAME	MATERIAL
1	Dielectric	BaTiO ₃
2	Electrode	Nickel (Ni)
3	Termination	Copper (Cu)
4		Conductive resin (Filler : Ag)
5		Nickel (Ni)
6		Tin (Sn)
















10. RECOMMENDATION

As for C3225, C4532 and C5750 types, It is recommended to provide a slit (about 1mm wide) in the board under the components to improve washing Flux. And please make sure to dry detergent up completely before.


11. SOLDERING CONDITION

As for C3225, C4532 and C5750 types reflow soldering only.



















12. Caution








No.	Process	Condition														
1	Operating Condition (Storage, Transportation)	<p>1.1 Storage</p> <ol style="list-style-type: none"> The capacitor must be stored in an ambient temperature of 5 to 40°C with a relative humidity of 20 to 70%RH. The products should be used within 6 months upon receipt. The capacitors must be operated and stored in an environment free of condensation and corrosive gases such as hydrogen sulphide, hydrogen sulphate, chlorine, ammonia and sulfur. Avoid storing in sun light and falling of dew. Do not use capacitors under high humidity and high and low atmospheric pressure which may compromise product reliability. Capacitor should be tested for solderability when stored for long periods of time. <p>1.2 Handling in transportation In case of the transportation, the performance of the capacitor may be deteriorated depending on the transportation condition. (Refer to JEITA RCR-2335B 9.2 Handling in transportation)</p>														
2	Circuit design	<p>2.1 Operating temperature Operating temperature should be followed strictly within this specification.</p> <ol style="list-style-type: none"> Do not use capacitors above the maximum allowable operating temperature. Surface temperature including self heating should be below maximum operating temperature. (Due to dielectric loss, capacitors will heat itself when AC is applied. Especially at high frequencies around its SRF, the heat might be so extreme that it may damage itself or the product it's mounted on. Please design the circuit so that the maximum temperature of the capacitors (including the self heating) will be below the maximum allowable operating temperature. Temperature rise at capacitor surface shall be below 20°C) The electrical characteristics of the capacitors will vary depending on the temperature. The capacitors should be selected and designed after taking the temperature into consideration. <p>2.2. Operating voltage</p> <ol style="list-style-type: none"> Operating voltage across the terminals should be below the rated voltage. When AC and DC are super imposed, V_{0-P} must be below the rated voltage. Reference figures 1 and 2 below. AC or pulse with overshooting, V_{P-P} must be below the rated voltage. Reference figures 3, 4, and 5 below. When the voltage is started/stopped to the circuit an irregular the irregular voltage may be generated for a transit period because of resonance or Switching. Be sure to use the capacitors within rated voltage during these Irregular voltage periods. <table border="1" data-bbox="505 1310 1414 1566"> <thead> <tr> <th data-bbox="505 1310 683 1346">Voltage</th> <th data-bbox="683 1310 927 1346">(1) DC voltage</th> <th data-bbox="927 1310 1170 1346">(2) DC+AC voltage</th> <th data-bbox="1170 1310 1414 1346">(3) AC voltage</th> </tr> </thead> <tbody> <tr> <td data-bbox="505 1346 683 1566">Positional Measurement (Rated voltage)</td> <td data-bbox="683 1346 927 1566">  </td> <td data-bbox="927 1346 1170 1566">  </td> <td data-bbox="1170 1346 1414 1566">  </td> </tr> </tbody> </table> <table border="1" data-bbox="505 1591 1414 1843"> <thead> <tr> <th data-bbox="505 1591 683 1627">Voltage</th> <th data-bbox="683 1591 927 1627">(4) Pulse voltage (A)</th> <th data-bbox="927 1591 1414 1627">(5) Pulse voltage (B)</th> </tr> </thead> <tbody> <tr> <td data-bbox="505 1627 683 1843">Positional Measurement (Rated voltage)</td> <td data-bbox="683 1627 927 1843">  </td> <td data-bbox="927 1627 1414 1843">  </td> </tr> </tbody> </table>	Voltage	(1) DC voltage	(2) DC+AC voltage	(3) AC voltage	Positional Measurement (Rated voltage)				Voltage	(4) Pulse voltage (A)	(5) Pulse voltage (B)	Positional Measurement (Rated voltage)		
Voltage	(1) DC voltage	(2) DC+AC voltage	(3) AC voltage													
Positional Measurement (Rated voltage)																
Voltage	(4) Pulse voltage (A)	(5) Pulse voltage (B)														
Positional Measurement (Rated voltage)																

(12.Caution, continued)














No.	Process	Condition																																								
2	Circuit design (continued)	<p>2.2 Operation Voltage (continued)</p> <p>2. Even below the rated voltage, if repetitive high AC frequency or pulsed voltage is applied, the reliability of the capacitors may be reduced.</p> <p>3. The effective capacitance will vary depending on applied DC and AC voltages. The capacitor should be selected after the voltage affects.</p> <p>2.3 Frequency</p> <p>When (Class 2) capacitors are used in AC and/or pulsed voltages, the capacitors may self vibrate and generate audible sound (piezoelectric affect).</p>																																								
3	Designing P.C. Board	<p>The amount of solder at the terminations has a direct effect on the reliability of the capacitors.</p> <ol style="list-style-type: none"> The greater the amount of solder, the higher the stress on the chip capacitor, and the more likely that it will break. When designing a P.C. board, determine the shape and size of the solder lands to have proper amount of solder on the terminations. Avoid using common solder land for multiple terminations and provide individual solder land for each terminations instead. Size and recommended land dimensions provided below: <div style="text-align: center;">  </div> <table border="1" style="width: 100%; text-align: center;"> <caption>Flow soldering (mm)</caption> <thead> <tr> <th>Type</th> <th>C2012 (CC0805)</th> <th>C3216 (CC1206)</th> </tr> </thead> <tbody> <tr> <td>A</td> <td>1.0 - 1.3</td> <td>2.1 - 2.5</td> </tr> <tr> <td>B</td> <td>1.0 - 1.2</td> <td>1.1 - 1.3</td> </tr> <tr> <td>C</td> <td>0.8 - 1.1</td> <td>1.0 - 1.3</td> </tr> </tbody> </table> <table border="1" style="width: 100%; text-align: center;"> <caption>Reflow soldering (mm)</caption> <thead> <tr> <th>Type</th> <th>C2012 (CC0805)</th> <th>C3216 (CC1206)</th> </tr> </thead> <tbody> <tr> <td>A</td> <td>0.9 - 1.2</td> <td>2.0 - 2.4</td> </tr> <tr> <td>B</td> <td>0.7 - 0.9</td> <td>1.0 - 1.2</td> </tr> <tr> <td>C</td> <td>0.9 - 1.2</td> <td>1.1 - 1.6</td> </tr> </tbody> </table> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th>Type</th> <th>C3225 (CC1210)</th> <th>C4532 (CC1812)</th> <th>C5750 (CC2220)</th> </tr> </thead> <tbody> <tr> <td>A</td> <td>2.0 - 2.4</td> <td>3.1 - 3.7</td> <td>4.1 - 4.8</td> </tr> <tr> <td>B</td> <td>1.0 - 1.2</td> <td>1.2 - 1.4</td> <td>1.2 - 1.4</td> </tr> <tr> <td>C</td> <td>1.9 - 2.5</td> <td>2.4 - 3.2</td> <td>4.0 - 5.0</td> </tr> </tbody> </table>	Type	C2012 (CC0805)	C3216 (CC1206)	A	1.0 - 1.3	2.1 - 2.5	B	1.0 - 1.2	1.1 - 1.3	C	0.8 - 1.1	1.0 - 1.3	Type	C2012 (CC0805)	C3216 (CC1206)	A	0.9 - 1.2	2.0 - 2.4	B	0.7 - 0.9	1.0 - 1.2	C	0.9 - 1.2	1.1 - 1.6	Type	C3225 (CC1210)	C4532 (CC1812)	C5750 (CC2220)	A	2.0 - 2.4	3.1 - 3.7	4.1 - 4.8	B	1.0 - 1.2	1.2 - 1.4	1.2 - 1.4	C	1.9 - 2.5	2.4 - 3.2	4.0 - 5.0
Type	C2012 (CC0805)	C3216 (CC1206)																																								
A	1.0 - 1.3	2.1 - 2.5																																								
B	1.0 - 1.2	1.1 - 1.3																																								
C	0.8 - 1.1	1.0 - 1.3																																								
Type	C2012 (CC0805)	C3216 (CC1206)																																								
A	0.9 - 1.2	2.0 - 2.4																																								
B	0.7 - 0.9	1.0 - 1.2																																								
C	0.9 - 1.2	1.1 - 1.6																																								
Type	C3225 (CC1210)	C4532 (CC1812)	C5750 (CC2220)																																							
A	2.0 - 2.4	3.1 - 3.7	4.1 - 4.8																																							
B	1.0 - 1.2	1.2 - 1.4	1.2 - 1.4																																							
C	1.9 - 2.5	2.4 - 3.2	4.0 - 5.0																																							

(12.Caution, continued)




No.	Process	Condition												
3	Designing P.C. Board (continued)	<p>4. Recommended chip capacitors layout is provided below:</p> <table border="1"> <thead> <tr> <th data-bbox="508 237 683 310"></th> <th data-bbox="683 237 1040 310">Disadvantage against bending stress</th> <th data-bbox="1040 237 1398 310">Advantage against bending stress</th> </tr> </thead> <tbody> <tr> <td data-bbox="508 310 683 701">Mounting face</td> <td data-bbox="683 310 1040 701"> <p>Perforation or slit</p>  <p>Break P.C. board with mounted side up.</p> </td> <td data-bbox="1040 310 1398 701"> <p>Perforation or slit</p>  <p>Break P.C. board with mounted side down.</p> </td> </tr> <tr> <td data-bbox="508 701 683 1121">Chip arrangement (Direction)</td> <td data-bbox="683 701 1040 1121"> <p>Mount perpendicularly to perforation or slit</p> <p>Perforation or slit</p>  </td> <td data-bbox="1040 701 1398 1121"> <p>Mount in parallel with perforation or slit</p> <p>Perforation or slit</p>  </td> </tr> <tr> <td data-bbox="508 1121 683 1570">Distance from slit</td> <td data-bbox="683 1121 1040 1570"> <p>Closer to slit is higher stress</p>  <p>$(l_1 < l_2)$</p> </td> <td data-bbox="1040 1121 1398 1570"> <p>Away from slit is less stress</p>  <p>$(l_1 < l_2)$</p> </td> </tr> </tbody> </table>		Disadvantage against bending stress	Advantage against bending stress	Mounting face	<p>Perforation or slit</p>  <p>Break P.C. board with mounted side up.</p>	<p>Perforation or slit</p>  <p>Break P.C. board with mounted side down.</p>	Chip arrangement (Direction)	<p>Mount perpendicularly to perforation or slit</p> <p>Perforation or slit</p> 	<p>Mount in parallel with perforation or slit</p> <p>Perforation or slit</p> 	Distance from slit	<p>Closer to slit is higher stress</p>  <p>$(l_1 < l_2)$</p>	<p>Away from slit is less stress</p>  <p>$(l_1 < l_2)$</p>
	Disadvantage against bending stress	Advantage against bending stress												
Mounting face	<p>Perforation or slit</p>  <p>Break P.C. board with mounted side up.</p>	<p>Perforation or slit</p>  <p>Break P.C. board with mounted side down.</p>												
Chip arrangement (Direction)	<p>Mount perpendicularly to perforation or slit</p> <p>Perforation or slit</p> 	<p>Mount in parallel with perforation or slit</p> <p>Perforation or slit</p> 												
Distance from slit	<p>Closer to slit is higher stress</p>  <p>$(l_1 < l_2)$</p>	<p>Away from slit is less stress</p>  <p>$(l_1 < l_2)$</p>												

No.	Process	Condition	
3	Designing P.C. Board (continued)	<p>5. Mechanical stress varies according to location of chip capacitors on the P.C. board.</p>  <p>The relative stress applied to these capacitors during depaneling is in the following order.</p> $A > B = C > D > E$	
6. Layout recommendation			
Example	Use of common solder land	Soldering with chassis	Use of common solder land with other SMD
Need to avoid			
Recommendation			




(12.Caution, continued)

No.	Process	Condition																	
4	Mounting	<p>4.1 Stress from mounting head If the mounting head is adjusted too low, it may induce excessive stress on the chip capacitors and result in cracking. Please take following precautions.</p> <ol style="list-style-type: none"> 1. Adjust the bottom dead center of the mounting head to reach on the P.C.board surface but do not contact it. 2. Adjust the mounting head pressure to be 1 to 3N of static weight. 3. To minimize the impact energy from mounting head, it is important to provide support from the bottom side of the P.C. board. See following examples. <table border="1" data-bbox="516 558 1403 1087"> <thead> <tr> <th></th> <th data-bbox="688 558 1057 611">Not recommended</th> <th data-bbox="1057 558 1403 611">Recommended</th> </tr> </thead> <tbody> <tr> <td data-bbox="516 611 688 842">Single sided mounting</td> <td data-bbox="688 611 1057 842">  </td> <td data-bbox="1057 611 1403 842">  </td> </tr> <tr> <td data-bbox="516 842 688 1087">Double-sides mounting</td> <td data-bbox="688 842 1057 1087">  </td> <td data-bbox="1057 842 1403 1087">  </td> </tr> </tbody> </table> <p>When the centering jaw is worn mechanical impact on the capacitor may occur and damage the product. Please control the closing dimension of the centering jaw and provide sufficient preventive maintenance and/or replacement if necessary.</p> <p>4.2 Amount of adhesive</p>  <table border="1" data-bbox="683 1629 1203 1822"> <thead> <tr> <th colspan="2" data-bbox="683 1629 1203 1665">Example : C2012 (CC0805), C3216 (CC1206)</th> </tr> </thead> <tbody> <tr> <td data-bbox="683 1665 821 1724">a</td> <td data-bbox="821 1665 1203 1724">0.2mm min.</td> </tr> <tr> <td data-bbox="683 1724 821 1772">b</td> <td data-bbox="821 1724 1203 1772">70 - 100μm</td> </tr> <tr> <td data-bbox="683 1772 821 1822">c</td> <td data-bbox="821 1772 1203 1822">Do not touch the solder land</td> </tr> </tbody> </table>		Not recommended	Recommended	Single sided mounting			Double-sides mounting			Example : C2012 (CC0805), C3216 (CC1206)		a	0.2mm min.	b	70 - 100μm	c	Do not touch the solder land
	Not recommended	Recommended																	
Single sided mounting																			
Double-sides mounting																			
Example : C2012 (CC0805), C3216 (CC1206)																			
a	0.2mm min.																		
b	70 - 100μm																		
c	Do not touch the solder land																		

(12.Caution, continued)

No.	Process	Condition																			
5	Soldering	<p>5.1 Flux selection</p> <p>Although highly-activated flux gives better solderability, substances which increase activity may also degrade the insulation of the chip capacitors. To avoid such degradation, the following is recommended.</p> <ol style="list-style-type: none"> 1. Use a mildly activated rosin flux (less than 0.1wt% chlorine). Strong flux is not recommended. 2. Excessive flux must be avoided. Please provide proper amount of flux. 3. When water-soluble flux is used, sufficient washing is necessary. <p>5.2 Recommended soldering profile by various methods</p> <div style="display: flex; justify-content: space-around;"> <div style="text-align: center;"> <p>Wave soldering</p>  </div> <div style="text-align: center;"> <p>Reflow soldering</p>  </div> </div> <div style="text-align: center; margin-top: 20px;"> <p>Manual soldering (Solder iron)</p>  </div> <div style="margin-top: 20px;"> <p>APPLICATION</p> <p>As for C2012 (CC0805) and C3216 (CC1206), applied to wave soldering and reflow soldering.</p> <p>As for C3225 (CC1210), C4532 (CC1812), C5750 (CC2220), applied only to reflow soldering.</p> </div> <p>5.3 Recommended soldering duration</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th rowspan="2" style="text-align: center;">Temp./Duration</th> <th colspan="2" style="text-align: center;">Wave soldering</th> <th colspan="2" style="text-align: center;">Reflow soldering</th> </tr> <tr> <th style="text-align: center;">Peak temp(°C)</th> <th style="text-align: center;">Duration(sec.)</th> <th style="text-align: center;">Peak temp(°C)</th> <th style="text-align: center;">Duration(sec.)</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">Sn-Pb Solder</td> <td style="text-align: center;">250 max.</td> <td style="text-align: center;">3 max.</td> <td style="text-align: center;">230 max.</td> <td style="text-align: center;">20 max.</td> </tr> <tr> <td style="text-align: center;">Lead Free Solder</td> <td style="text-align: center;">260 max.</td> <td style="text-align: center;">5 max.</td> <td style="text-align: center;">260 max.</td> <td style="text-align: center;">10 max.</td> </tr> </tbody> </table> <p>Recommended solder compositions</p> <p>Sn-37Pb (Sn-Pb solder)</p> <p>Sn-3.0Ag-0.5Cu (Lead Free Solder)</p>	Temp./Duration	Wave soldering		Reflow soldering		Peak temp(°C)	Duration(sec.)	Peak temp(°C)	Duration(sec.)	Sn-Pb Solder	250 max.	3 max.	230 max.	20 max.	Lead Free Solder	260 max.	5 max.	260 max.	10 max.
Temp./Duration	Wave soldering			Reflow soldering																	
	Peak temp(°C)	Duration(sec.)	Peak temp(°C)	Duration(sec.)																	
Sn-Pb Solder	250 max.	3 max.	230 max.	20 max.																	
Lead Free Solder	260 max.	5 max.	260 max.	10 max.																	








(12.Caution, continued)

No.	Process	Condition																								
5	Soldering (continued)	<p data-bbox="488 180 786 210">5.4 Avoiding thermal shock</p> <p data-bbox="488 218 758 247">1. Preheating condition</p> <table border="1" data-bbox="581 247 1398 569"> <thead> <tr> <th data-bbox="581 247 794 281">Soldering</th> <th data-bbox="794 247 1203 281">Type</th> <th data-bbox="1203 247 1398 281">Temp. (°C)</th> </tr> </thead> <tbody> <tr> <td data-bbox="581 281 794 323">Wave soldering</td> <td data-bbox="794 281 1203 323">C2012(CC0805), C3216(CC1206)</td> <td data-bbox="1203 281 1398 323">$\Delta T \leq 150$</td> </tr> <tr> <td data-bbox="581 323 794 447" rowspan="2">Reflow soldering</td> <td data-bbox="794 323 1203 365">C2012(CC0805), C3216(CC1206)</td> <td data-bbox="1203 323 1398 365">$\Delta T \leq 150$</td> </tr> <tr> <td data-bbox="794 365 1203 447">C3225(CC1210), C4532(CC1812), C5750(CC2220)</td> <td data-bbox="1203 365 1398 447">$\Delta T \leq 130$</td> </tr> <tr> <td data-bbox="581 447 794 489" rowspan="2">Manual soldering</td> <td data-bbox="794 447 1203 489">C2012(CC0805), C3216(CC1206)</td> <td data-bbox="1203 447 1398 489">$\Delta T \leq 150$</td> </tr> <tr> <td data-bbox="794 489 1203 569">C3225(CC1210), C4532(CC1812), C5750(CC2220)</td> <td data-bbox="1203 489 1398 569">$\Delta T \leq 130$</td> </tr> </tbody> </table> <p data-bbox="488 617 725 646">2. Cooling condition</p> <p data-bbox="532 655 1430 720">Natural cooling using air is recommended. If the chips are dipped into a solvent for cleaning, the temperature difference (ΔT) must be less than 100°C.</p> <p data-bbox="488 743 717 772">5.5 Amount of solder</p> <p data-bbox="532 781 1442 888">Excessive solder will induce higher tensile force on the chip capacitor during temperature changes and it may result in chip cracking. In sufficient solder may detach the capacitor from the P.C. board.</p> <div data-bbox="540 919 1382 1016"> <p data-bbox="540 934 656 999">Excessive solder</p>  <p data-bbox="1125 919 1382 1016">Higher tensile force on the chip capacitor may cause cracking</p> </div> <hr/> <div data-bbox="540 1052 1256 1148"> <p data-bbox="540 1075 651 1140">Adequate solder</p>  <p data-bbox="1073 1052 1256 1108">Maximum amount Minimum amount</p> </div> <hr/> <div data-bbox="540 1178 1382 1318"> <p data-bbox="540 1220 664 1285">Insufficient solder</p>  <p data-bbox="1125 1178 1382 1318">Small solder fillet may cause contact failure or failure to hold the chip capacitor to the P.C. board.</p> </div> <p data-bbox="488 1331 828 1360">5.6 Solder repair by solder iron</p> <p data-bbox="488 1377 889 1407">1. Selection of the soldering iron tip</p> <p data-bbox="532 1415 1393 1587">Tip temperature of solder iron varies by its type, P.C. board material and solder land sizes. Higher temperatures may provide quicker operation, however, heat shock may cause a crack in the chip capacitors. Please make sure the tip temperature before soldering and keep the peak temperature and time in accordance with following recommended condition. (Please preheat the chip capacitors with the condition in 5.4 to avoid the thermal shock.)</p> <p data-bbox="553 1642 1365 1671">Recommended solder iron condition (Sn-Pb Solder and Lead Free Solder)</p> <table border="1" data-bbox="581 1671 1362 1772"> <thead> <tr> <th data-bbox="581 1671 777 1726">Temp. (°C)</th> <th data-bbox="777 1671 972 1726">Duration (sec.)</th> <th data-bbox="972 1671 1167 1726">Wattage (W)</th> <th data-bbox="1167 1671 1362 1726">Shape (mm)</th> </tr> </thead> <tbody> <tr> <td data-bbox="581 1726 777 1772">300 max.</td> <td data-bbox="777 1726 972 1772">3 max.</td> <td data-bbox="972 1726 1167 1772">20 max.</td> <td data-bbox="1167 1726 1362 1772">Ø 3.0 max.</td> </tr> </tbody> </table>	Soldering	Type	Temp. (°C)	Wave soldering	C2012(CC0805), C3216(CC1206)	$\Delta T \leq 150$	Reflow soldering	C2012(CC0805), C3216(CC1206)	$\Delta T \leq 150$	C3225(CC1210), C4532(CC1812), C5750(CC2220)	$\Delta T \leq 130$	Manual soldering	C2012(CC0805), C3216(CC1206)	$\Delta T \leq 150$	C3225(CC1210), C4532(CC1812), C5750(CC2220)	$\Delta T \leq 130$	Temp. (°C)	Duration (sec.)	Wattage (W)	Shape (mm)	300 max.	3 max.	20 max.	Ø 3.0 max.
Soldering	Type	Temp. (°C)																								
Wave soldering	C2012(CC0805), C3216(CC1206)	$\Delta T \leq 150$																								
Reflow soldering	C2012(CC0805), C3216(CC1206)	$\Delta T \leq 150$																								
	C3225(CC1210), C4532(CC1812), C5750(CC2220)	$\Delta T \leq 130$																								
Manual soldering	C2012(CC0805), C3216(CC1206)	$\Delta T \leq 150$																								
	C3225(CC1210), C4532(CC1812), C5750(CC2220)	$\Delta T \leq 130$																								
Temp. (°C)	Duration (sec.)	Wattage (W)	Shape (mm)																							
300 max.	3 max.	20 max.	Ø 3.0 max.																							



(12 Caution, continued)

No.	Process	Condition
5	Soldering (continued)	<p>2. Direct contact of the soldering iron with ceramic dielectric of the chip capacitor may cause cracking. Do not touch the ceramic dielectric and the terminations by solder iron.</p> <p>5.7 Sn-Zn solder Sn-Zn solder affects product reliability. Please contact TDK in advance when utilize Sn-Zn solder.</p> <p>5.8 Countermeasure for tombstone The misalignment between the mounted positions of the capacitors and the land patterns should be minimized. The tombstone phenomenon may occur especially when the capacitors are mounted (in longitudinal direction) in the same direction of the reflow soldering. (Refer to JEITA RCR-2335B Annex 1 (Informative) Recommendations to prevent the tombstone phenomenon)</p>
6	Cleaning	<p>1. If an unsuitable cleaning fluid is used, flux residue or some foreign articles may stick to the chip capacitor surface and deteriorate the insulation resistance.</p> <p>2. If cleaning condition is not suitable, it may deteriorate the chip capacitor's insulation resistance.</p> <p>2.1 Insufficient washing</p> <ol style="list-style-type: none">1. Terminal electrodes may be corroded by Halogen in the flux.2. Halogen in the flux may adhere on the surface of capacitors, and lower the insulation resistance.3. Water soluble flux has higher tendency to have above mentioned problems (1) and (2). <p>2.2 Excessive washing</p> <p>When ultrasonic cleaning is used, excessively high ultrasonic energy output can affect the connection between the ceramic chip capacitor's body and the terminal electrode. To avoid the, following is recommended.</p> <p style="text-align: center;">Power: 20 W/ ℓmax. Frequency: 40 kHz max. Washing time: 5 minutes max.</p> <p>2.3. If the cleaning fluid is contaminated, density of Halogen can increase, and bring the same result as insufficient cleaning.</p>

(12.Caution, continued)

No.	Process	Condition						
7	Coating and molding of the P.C. Board	<ol style="list-style-type: none"> When the P.C. board is coated, please verify the impact on the capacitor. Please carefully verify that there is no harmful decomposing or reaction gas emission during curing which may damage the chip capacitors. Please verify the curing temperature. 						
8	Handling after chip mounted	<ol style="list-style-type: none"> Please pay attention not to bend or distort the P.C. board after soldering otherwise the chip capacitors may crack. <div style="text-align: center; margin: 10px 0;">  </div> When functional check of the P.C. board is performed, higher pin pressure tends to be used for fear of loose contact. But if the pressure is excessive and bend the P.C. board, it may crack the chip capacitors or peel the terminations. Please adjust the check pins accordingly to ensure the P.C. board is not flexed. <table border="1" style="width: 100%; margin-top: 10px;"> <thead> <tr> <th data-bbox="519 1039 649 1092">Item</th> <th data-bbox="649 1039 1039 1092">Not recommended</th> <th data-bbox="1039 1039 1412 1092">Recommended</th> </tr> </thead> <tbody> <tr> <td data-bbox="519 1092 649 1375">Board bending</td> <td data-bbox="649 1092 1039 1375">  </td> <td data-bbox="1039 1092 1412 1375">  </td> </tr> </tbody> </table> 	Item	Not recommended	Recommended	Board bending		
Item	Not recommended	Recommended						
Board bending								

(12. Caution, continued)

No.	Process	Condition
9	Handling of loose chip capacitors	<p>1. The chip capacitor may crack if dropped, especially large case sizes. Please handle with care and do not use it dropped.</p>  <p>2. When stacking the P.C. board for storage or handling after soldering, the corner of the P.C. board may hit the chip capacitors of a neighboring board and cause a crack.</p> 
10	Capacitance aging	Class 2 capacitors have an aging characteristic, which is a decrease in capacitance over time due to crystalline changes that occur in ferroelectric ceramics. Careful consideration should be done in case of a time constant circuit.
11	Estimated life and estimated failure rate of capacitors	The estimated life (and failure rate) depend on the temperature and voltage applied. This can be calculated by the equation described in JEITA RCR-2335B Annex 6 "Calculation of the estimated lifetime and the estimated failure rate. The risk can be decreased by reducing the temperature and the voltage but the failure rate can not be guaranteed.
12	Others	<p>The products listed on this specification sheet are intended for use in general electronic equipment (AV equipment, telecommunications equipment, home appliances, amusement equipment, computer equipment, personal equipment, office equipment, measurement equipment, industrial robots) under a normal operation and use condition.</p> <p>The products are not designed or warranted to meet the requirements of the applications listed below, whose performance and/or quality require a more stringent level of safety or reliability, or whose failure, malfunction or trouble could cause serious damage to society, person or property. Please understand that TDK is not responsible for any damage or liability caused by use of this products in any of the applications below or for any other use exceeding the range or conditions set forth in this specification sheet.</p> <p>Aerospace/Aviation equipment. Transportation equipment (cars, electric trains, ships, etc.) Medical equipment. Power-generation control equipment. Atomic energy-related equipment. Seabed equipment. Transportation control equipment. Public information-processing equipment. Military equipment. Electric heating apparatus, burning equipment. Disaster prevention/crime prevention equipment. Safety equipment. Other applications that are not considered general-purpose applications. When using this product in general-purpose applications, you are kindly requested to take into consideration securing protection circuit/equipment or providing backup circuits, etc., to ensure higher safety.</p>

13. Packaging label

Packaging shall be done to protect the components from the damage during transportation and storing, and a label which has the following information shall be attached.

- 1) Inspection No.
- 2) TDK P/N
- 3) Customer's P/N
- 4) Quantity

*Composition of Inspection No.

Example M 1 A - OO - OOO
 (a) (b) (c) (d) (e)

- a) Line code
- b) Last digit of the year
- c) Month and A for January and B for February and so on. (Skip I)
- d) Inspection Date of the month.
- e) Serial No. of the day

14. Bulk packaging quantity

Total number of components in a plastic bag for bulk packaging: 1,000pcs.


15. TAPE PACKAGING SPECIFICATION

1. CONSTRUCTION AND DIMENSION OF TAPING

1.1 Dimensions of carrier tape

Dimensions of paper tape shall be according to Appendix 3.
Dimensions of plastic tape shall be according to Appendix 4, 5.


1.2 Bulk part and leader of taping



1.3 Dimensions of reel

Dimensions of Ø178 reel shall be according to Appendix 6, 7.
Dimensions of Ø330 reel shall be according to Appendix 8, 9.

1.4 Structure of taping




2. CHIP QUANTITY

Type	Thickness of chip	Taping Material	Chip quantity (pcs.)	
			φ178mm reel	φ330mm reel
C2012	0.85 mm	Paper	4,000	10,000
	1.25 mm	Plastic	2,000	
C3216	1.15 mm	Plastic	2,000	10,000
	1.30 mm			8,000
	1.60 mm			
C3225	1.60 mm	Plastic	2,000	8,000
	2.00 mm		1,000	5,000
	2.30 mm			
	2.50 mm			
C4532	2.00 mm	Plastic	1,000	3,000
	2.30 mm		500	
	2.50 mm			
C5750	2.30 mm	Plastic	500	3,000
	2.50 mm			

3. PERFORMANCE SPECIFICATIONS

3.1 Peel back cover (top tape)

0.05-0.7N. (See the following figure.)



3.2 Carrier tape shall be flexible enough to be wound around a minimum radius of 30mm with components in tape.


3.3 The missing of components shall be less than 0.1%

3.4 Components shall not stick to the cover tape.

3.5 The cover tapes shall not protrude beyond the edges of the carrier tape not shall cover the sprocket holes.

Appendix 3

Paper Tape




(Unit : mm)

Symbol Type	A	B	C	D	E	F
C2012 (CC0805)	(1.50)	(2.30)	8.00 ± 0.30	3.50 ± 0.05	1.75 ± 0.10	4.00 ± 0.10
Symbol Type	G	H	J	T		
C2012 (CC0805)	2.00 ± 0.05	4.00 ± 0.10	∅ 1.5 $\begin{matrix} +0.10 \\ 0 \end{matrix}$	1.10 max.		

* The values in the parentheses () are for reference.

Appendix 4

Plastic Tape



(Unit : mm)

Symbol Type	A	B	C	D	E	F
C2012 (CC0805)	(1.50)	(2.30)	8.00 ± 0.30 [12.0 ± 0.30]	3.50 ± 0.05 [5.50 ± 0.05]	1.75 ± 0.10	4.00 ± 0.10
C3216 (CC1206)	(1.90)	(3.50)				
C3225 (CC1210)	(2.90)	(3.60)				
Symbol Type	G	H	J	K	t	Q
C2012 (CC0805)	2.00 ± 0.05	4.00 ± 0.10	Ø 1.5 ^{+0.10} ₀	2.50 max.	0.60 max.	Ø 0.50 min.
C3216 (CC1206)						
C3225 (CC1210)				3.20 max.		


* The values in the parentheses () are for reference.

* Exceptionally no hole in the cavity is applied. Please inquire if hole in cavity is mandatory.

* As for C3225X7S2A475K/M, C3225X7R2A225K/M, C3225X7R2E104K/M, C3225X7R2E224K/M, C3225X7R2J473K/M and 2.5mm thickness products apply values in the brackets [].

Appendix 5

Plastic Tape



(Unit : mm)


Symbol Type	A	B	C	D	E	F
C4532 (CC1812)	(3.60)	(4.90)	12.0 ± 0.30	5.50 ± 0.05	1.75 ± 0.10	8.00 ± 0.10
C5750 (CC2220)	(5.70)	(6.40)				
Symbol Type	G	H	J	K	t	Q
C4532 (CC1812)	2.00 ± 0.05	4.00 ± 0.10	Ø 1.5 $\begin{matrix} +0.10 \\ 0 \end{matrix}$	6.50 max.	0.60 max.	Ø 1.50 min.
C5750 (CC2220)						

* The values in the parentheses () are for reference.

Appendix 6

C2012, C3216, C3225

(Material: Polystyrene)




(Unit : mm)

Symbol	A	B	C	D	E	W ₁
Dimension	Ø178 ± 2.0	Ø60 ± 2.0	Ø13 ± 0.5	Ø21 ± 0.8	2.0 ± 0.5	9.0 ± 0.3
Symbol	W ₂	r				
Dimension	13.0 ± 1.4	1.0				

Appendix 7

C3225 12mm width taping type, C4532, C5750

(Material: Polystyrene)




(Unit : mm)

Symbol	A	B	C	D	E	W ₁
Dimension	Ø178 ± 2.0	Ø60 ± 2.0	Ø13 ± 0.5	Ø21 ± 0.8	2.0 ± 0.5	13.0 ± 0.3
Symbol	W ₂	r				
Dimension	17.0 ± 1.4	1.0				

Appendix 8

C2012, C3216, C3225

(Material: Polystyrene)




Symbol	A	B	C	D	E	W
Dimension	Ø382 max. (Nominal Ø330)	Ø50 min.	Ø13 ± 0.5	Ø21 ± 0.8	2.0 ± 0.5	10.0 ± 1.5
Symbol	t	r				
Dimension	2.0 ± 0.5	1.0				

Appendix 9

C3225 12mm width taping type, C4532, C5750

(Material: Polystyrene)



Symbol	A	B	C	D	E	W
Dimension	Ø382 max. (Nominal Ø330)	Ø50 min.	Ø13 ± 0.5	Ø21 ± 0.8	2.0 ± 0.5	14.0 ± 1.5
Symbol	t	r				
Dimension	2.0 ± 0.5	1.0				

END PAGE